MIT/LCS/TR-188

SIMULATION OF PACKET COMMUNICATION ARCHITECTURE
COMPUTER SYSTEMS

Randal E. Bryant

This research was conducted under a graduate fellowship from the National Science Foundation. Additional funding was supplied by the National Science Foundation under grant DCR75-04060 and by the Advanced Research Projects Agency of the Department of Defense, monitored by the Office of Naval Research under contract no. NO0014-75-C-0661



SIMULATION OF PACKET COMMUNICATION ARCHITECTURE COMPUTER SYSTEMS

bу

Randal Everitt Bryant

November, 1977

This research was conducted under a graduate fellowship from the National Science Foundation. Additional funding was supplied by the National Science Foundation under grant DCR75-04650, and by the Advanced Research Projects Agency of the Department of Defense, monitored by the Office of Naval Research under contract no. N60014-75-C-0681.

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

LABORATORY FOR COMPUTER SCIENCE
(formerly Project MAC)

CAMBRIDGE

MASSACHUSETTS

PART PROPERTY OF THE PROPERTY O

COMPUTER SYSTEMS

Rendel Everitt Buyent

A TO LANGUAGE SECTION NOT AN ARCHITECTURE

ADDITION

Simulations of energeter queens have traditionally been performed on a single, sequential energeter, over if the system to be simulated contains a number of components which aparets encouragely. An alternative would be to simulate these systems on a supersont of the system, bears the component simulations could present energy and concurrency in the system to be simulated, the simulation would itself be modular and concurrency.

An assume element must make the time behavior of the system as well as its input-output behavior. In order to avail real-time constraints on the processors and assumentantian metwork in the simulation facility, the simulation of the timing must use a time-independent algorithm. That is, the simulated behavior of each supposest should not depend on the speed at which the simulation is posterned.

With this time independent agreed, elithered coordination operations are required to grow and product of the description. The coordination can be accordinated for the accordinate of the coordinate of the coordi

THESIS SUPERIOR LAND IN THE PARTY OF THE PAR

or かいあたい a 必要でき 収集で機合って ない accite Main **Main**a a 2種

This reject is based upon a those of the same title submitted to the Department of Bostotesi Ingineering and Computer Science, Massachusetts Institute of Technology on May 20, 1877 in partial fulfillment of the resultaneering for the Science of Majors of Majors.

Acknowledgements

I would like to thank the members of the Computation Structures Group at the MIT Leboratory for Computer Science, especially Professor Jack B. Dennis and Ken Weng, for suggesting this area of research and for providing valuable feedback during the research and writing processor. I would this like to thank the National Science Poundation for providing the williaminist support during my studies through their graduate followship program:

	Table of Contents	
•		
		٠.
	and the second state and the second s	
1.	AN STOCKED COMPANY OF A A A A A A A A A A A A A A A A A A	, D
Ů	Reshot Remarks leaden Arthitecture to resident the second	5
	The Need for Straighten special services as a service of the servi	12
	Regularements for Streetstan	14
	Methods of Binulation	18
	Outline of Thesis	20

2.		24
	interior de la contra del la contra de la contra de la contra de la contra del	24
	Module Operation	24
	Channel Countings	30
	Time Independent Standarden of a Module	32
	The state of the s	ą.
8.	Simulation of a System	
	Introduction and successful and a succes	38 40
	Coordination Algorithm	52
	Constants	96
4.	Torminather of the Simpletian	53
	Introduction	53
	Connectivity County and a second of the seco	55
	Termination Algorithm for Connectivity Classes	60
	Constant	67
5.	Improving the Milisteney of the Simulation	68
		69
	Conclusion	62
6.	Conclusion	88
	Insights and Afterthoughts.	
	Succession for Further Succession	
Bil	blicgenphy	91
Ap	pendic 1. Correctness of the System Simulation	98
		_
Ap	pendix S. Correctness of the Termination Operations 1	.07

The same of the sa

The state of the s

287

Chapter 1 THE RESERVE WAS A STREET OF THE PARTY OF THE

Introduction

TOWN TO THE WAR TO SEE THE SECOND TO SERVER TO Computer Systems have traditionally been simulated on a single, sequential The state of the s computer, even if the system to be simulated contains a number of components The state of principle of the test of the state of the st which operate in parallel. One of the primary purposes of simulation languages, was said in the company of the contract of the contract of the contract of the such as GPSS and Simeorist II [13], is to order the simulation of the events the property of the state of the second of t occuring in the different components in such a way that the simulation will THE WAR THE PROPERTY OF SHOULD BE AND A COMMISSION OF SHOPE OF THE SHO correctly model the operation of the system to be simulated. An alternative . The state of the approach would be to simulate parallel systems on a network of computers, such · And Andrew Company of the Angle of the An as a network of microprocessors [2,14,21] or the Arpenet [15], where each the control of the co processor would simulate the operations of one compensat of the system. This the contract of the second section of the contract of the cont would allow the simulation to exploit the medularity and concurrency of the The state of the large of every later than the training of the set system to be simulated and thereby itself achieve a high level of modularity The second rest to the second of the second and concurrency. The simulation of pecket communication architecture systems the property of the second section of the se [6] seems perticularly suited for this approach, since these systems are highly TO CANDON PROPER OF THE PROPERTY OF THE PARTY OF THE PART modular - the components of the system operate independently and communicate AND THE PREME LIGHT with each other only by sending message packets. Hence these systems can be simulated by a notwork of processes which continued the best preside

Packet Communication Architecture

A pecket communication exchitecture system consists of a number of which is the first of the second of the following independent processor modules which communicate by sending packets of information to one another. A single program is implemented as a number of separate processes, such that each proper runs on one of the modular hance the

THE PROPERTY OF THE PROPERTY O

components of the program can be executed in parallel.

The modules in a packet communication exchitecture system can in the second of the second of the second communicate only in a limited fushion. All communication with a module is in the form of puckets, except the initial state of the module, which can be given to the module in sompacket form. Thus, a module could be initialized with a program and initial data, but theseefter it can receive information only in The state of the s packets. Furthermore, a motivie our communicate with only a limited number the state of production 1150 of other modules. But module receives and sends out packets through its The rest of the second of the input and output parts. A particular faput port to a module can receive packets the state of the state of the state of the state of only from a particular output part of some module, or from a particular source THE PROPERTY OF THE PROPERTY O outside the system, legar ports of the latter type are called system input ports, the state of the s since they are the only means for an external source to send data to the system. THE LAND OF THE PARTY OF THE PA Similarly, from a particular output port of a module, puchets can be sent only The state of the s to a particular input port of some module or to a particular external destination. the second of the state of the second Output ports from which puckets are sent to external destinctions are called 医内内皮膜畸形 网络罗马克斯 医多种囊 化二甲磺胺苯基磺胺甲基 医二甲二甲基 system output norts.

Packets are carried sing, one-way date channels from the output port of one module to the input port of emother. These channels cannot after the values of the packets, and they must preserve the sequential ordering of the packets. Thus, a channel can be viewed as a FIFO quote between two ports. The interconnections between modules cannot be changed dynamically.

The modules in a packet communication exchitecture system operate

明明 一次一次

antonomously. There is no central control in the system, and any monitoring of the system operation must be passive. That is, only an external observer is allowed to monitor the modules or channels in the system, and the monitoring is not vital to the system's correct operation. As a result of this autonimity, a module can operate as soon as the necessary data packets have arrived regardless of the status of other modules in the system.

- S Malarata Car

A packet communication erchitecture system is designed so no component and the state of t of the system will be required to fulfill any timing constraints. Instead, the THE REAL PROPERTY OF THE SERVICE OF system must be designed to operate correctly regardless of the delay times or Straight of the state of the straight throughputs of the modules and channels. For example, one module cannot require another module to have a minimum response time. As a result, modules and the state of t 3456 3 Sec. must use asynchronous communication protocols, so that a module cannot send a There is to receive a straight of the second Topic rest data value to enother module which lacks sufficient buffer space. This communication protocol, however, must be implemented as packets sent back and forth between two modifies for each date transfer. Otherwise, an acknowledgement signal received from a morely to which date has been sent would constitute a form of nonpecket input information.

As a consequence of this time-independent design, the speed of the system or any of its components is a performance issue and not a necessary requirement for correct operation. If one module or channel is particularly slow, it might slow down the entire system, but it will not cause any malfunctions.

Examples of packet communication erchitecture systems include the data

- 18 -

Story growmans of Junean and Silverine [Life] and the date flow processor of Junean and Silverine [Life] and the date flow processor of Junean and Silverine [Life] and the Silverine [Life] and the

The state of the s

The second of the state of the

Constituted, which is the second of the seco

This transfers the special to making the special to the performance.

3-14-1

consistently heavily loaded and hence form bottlenecks in the system. A bottleneck can be eliminated by redesigning the module or channel to operate faster or by splitting one module into several modules. Recense the system is designed to be speed independent, the speed of one module can be varied without causing maifunctions.

One further result of this modularity of design is that these systems can be proved correct much more easily than other computer systems. To prove the correctness of a packet communication architecture system, one can specify the required properties of each module, prove that each module astisfies these properties, and then prove that the system will operate correctly if all modules satisfy their requirements. In other words, the correctness of the system can be proved modularly. General methods of proving the correctness of packet communication architecture systems are currently being investigated by Ellis [10].

Examples of Packet Communication Architecture Modules


Three basic module types: functional operators, switches, and arbiters illustrate some of the operations which can be performed by packet communication architecture modules. Examples of their operation are shown in Figure 1.1. In the diagrams the lines represent the channels connected to the input and output ports of the modules, and the dots on these lines represent data packets being transmitted over the channels.

A functional operator computes several functions (one for each output port)


HOURS ASSESSED TO BEYORD ON MICHAEL &

The Aller Agents of the second of the last of the second


A. Furnettenet Brancher



C. E. Santa



C. Arbiter



Physics 1.1 - Binninghos of Operation for Three Mingle Makale Types.

The second of th

with input packets as arguments. It can fire as soon as one packet is received at each input port, meaning that it absorbs these input packets, computes the output values, and sends one output packet from each output port. For example, the DIVIEE module of Figure 1.1s computes two functions: the quotient and the remainder of the input values.

the wife section that

A switch module provides a means of routing data to different modules in the system. It can fire as soon as a packet is received on its input port. In firing, it absorbs the input packet and then sends an identical output packet from one of several output ports, depending on the packet's value. In the example of Figure 1.1b, the output port selected depends on whether the packet value is positive, zero, or negative.

As a final example, the arbiter module serves to merge together the streams of output packets from several modules. It can fire as soon as a packet is received on either input port. In firing, it absorbs a packet from one of the input ports and sends an identical packet from its output port. If packets are received at two input ports simultaneously, the module will first fire, absorb one of these packets, and send it out. By the rules of operation, any packet which is not absorbed will remain at the input port. Hence, the module will fire a second time, absorb the remaining packet, and send this one out.

Other packet communication architecture modules can have behaviors which depend on other factors, such as past activities of the module, the arrival times of the input packets, and stochastic processes within the module. The

general rules of equation for the modules will be dismand in Chapter 2.

The Need for Standation

Once the functional behavior of all components have born developed and proved correct, there are other legres to be settled infere the gratem can be implemented. The implementation must meet other regularments on the everall speed of operations or the total cost of the system. Thus, for a particular The special and the street of TO DESCRIPTION OF AND THE PARTY OF THE PROPERTY OF THE PROPERT implementation, a dualitum will went to measure the purfermence of the system for diffusent sate of heart date. These measurements can include such factors They are seen the service that the second of as the overall apart of the grains, the less on particular components, and the 1 1/2 × 1/2 - 1/2 buffering requirements at the input parts. Once monocoments for a particular implementation have been made, the designer will want to make measurements when such parameters as thoughout as delay time for particular components have been puried, or modifications have been made to the original design. By this method, the designer can mention the speed and mighties the cost of the system.

Measurements of a system's performance are required not only to find an optimum implementation, but also to compare the system to other system designs, or to conventional computer systems. While packet communication architecture systems are patentially very fast due to the high level of parallelism, a mathed of computers, with tenditional computer systems is desired.

Developing methematical methods of predicting the performance of

The state of the s

particular systems seems to be very difficult. One cannot simply count the number of instruction cycles required for a particular program with a particular set of input data. While the modules interest with each other in a very limited and well-defined way from a functionality viewpoint, the performance of a module can have very subtle effects on the performance of the overall system. For example, increasing the throughput of one module can cause another module to become a bottleneck in the system. Thus, a "modular" approach to performance analysis will not work. Furthermore, the system designer wants to know more than just the average or worst case performance of some system. He wants to know the detailed performance measurements for each companion of the system. This amount of datall could have be provided accurately by a multismetical analysis of particulation.

An accurate simulation of a system would provide the desired measurements for a particular set of input data. While it might be hard to judge the general performance of a system based on simulations for a few sets of input data, this approach seems to provide a great deal more information than analytic methods.

the same production of the second state of the second state of the second secon

To avoid confusion between the system to be simulated and the system which performs the simulation, the former will be called the school system, and the letter will be called the simulation system. Svel though the "school" system might in fact only exist on paper, this seems like a reasonable way to distinguish the two. Furthermore, the modules and channels of the actual system will be called the actual modules and actual channels.

Requirements for the Simulation

To provide the type of measurements required to evaluate an implementation of a system, the simulation must accumulally model all aspects of the system's operations. This includes mobiling the detailed timing aspects of the system as well as the functional behavior. If only the functional aspects were modelled, the simulation would accumulally model some implementation of the system, but most likely not the implementation we are interested in.

.. Az eccuses moduling of the graten amount selv on any etechnolic methods of simulation, unless the modules themselves believe starbestically. For one thing, like analytic methods, methods of stochastically medalling peaket communication architecture quature, have not yet been developed. These valess the system is affected by stochastic processes within the modules, a simulation the contract of the second of of a system should provide all information shout the activities of each module THE STREET OF THE MEAN AST A YOU DISK STORY for a given set of initial states (i.e. medule panguane and initial data), and a 在一次,我就一会一点的正式,并也不知了。"可以也是这样作品,正常是什么 particular sequence of input peckets presented to each system input port. If the modules behave stockestically, the stockestic processes must be modelled, so that any random veriables will be chosen with the same probability in the simulation as they are in the extent system. A stagle simulation will only model the system's estimity for one choice of random parishing but a number of simulations opposite as the of the distribution of the gratem's performance.

Methods of Elmuistics

One approach to the simulation of a packet communication architecture system is with a sequential computer system. With this approach, a single

The same of the sa

computer would simulate the activities of every module and every communication channel in the system. While this approach would be rather slow, it is not difficult to implement. For every pecket on an input port of some module in the system, the simulation keeps a pecket descriptor of the form (M, ϕ, π, t) , where

M = the module number

p = the input port number

" " the value contained in the packet

t = the time at which the pecket arrived at the input port.

These packet descriptors are stored as a sequential list called a time line, in which the descriptors are ordered by their time values. The simulation looks at the time line and decides which module in the system would fire the soonest. It then simulates the firing of this module by removing the absorbed input peckets from the time line, computing the output values and delay time for the module, and then inserting new pecket descriptors for each output pecket into the time line. Each new pecket descriptor contains the module and input port number of the input port which receives the pecket, the value of this pecket, and the time at which the input port would receive the packet. This process is repeated for the new time line, and so on, until no module in the system is able to fire. As long as the simulation always simulates the earliest firing in the system for a given state of the time line, it can be certain that all input packets which would have been received by this module at firing time are present on the time line. Since a module cannot be affected by new input packets arriving while it is firing the entire firing of the module can be simulated without looking at other modules in the system. Simulation languages, such as 62:25 and Simestipt II [13], use a verient of this time line in simulating the activities of a number of computers processes on a single computer.

A large fraction of the simulation time will be spent looking at the time line to decide which module would fire exclient. Whereas it is not difficult to determine whether simple modules, such as fractional gastators, switches, or arbiters are recty to five and at what time, there commutations could take much longer for modules with more complex behavior. Moreover, as the size of the system increases, there will be more modules to check, and more descriptors on the time line. Hence, the time spent on conchect in the simulation can, in the worst case, increase as the square of the system size there will be a linear increase in the total number of firings to be simulated, and for each firing a linear increase in the time required to decide which module would fire earliest. The time spent to actually simulate the activities of the modules, on the other hand, will increase only linearly with the system size. As the size of the system is increased, the proportion of simulation time spent on overhead will increase.

An alternative to simulation on a sequential computer is to simulate the system on a computer system consisting of a number of interconnected simulation processors, such as the Pecket Architecture Simulation Facility of Leung, et al [14], shown in Figure 1.2. In this facility microprocessors serve as simulation processors. Each simulation processor simulates one or, for a large system, several of the modules in the system. The processors send peckets to

y de in the section of the mean of the me

one another, just as the modules in the actual system would. The packets are sent over a communication network, which provides connections among all pairs of simulation processors. During a simulation, however, a processor would send packets to another processor only if the first is simulating a module which can send packets to a module being simulated by the second. The communication network is provided to allow the simulation of any system configuration. In addition, a light computer can light progress light the modules, initiate the simulation, and modifier its progress.

Processor

Processor

Interface Bus

Figure 1.2 - Structure of Signistics Picility

AND ELEMANDE COMPANIONE CONTRACTOR OF THE SERVICE O

This approach seems very natural, since the structure of the simulation is

much like that of the system being simulated. It should also be faster, since the simulation processor can operate in parallet. Reputally, the amount of overhead will not be too great, either, or that a large fraction of processor time can be speat simulating the activities of the modules.

Purpose of Timele

In this thanks, methods of simulating parket communication annihilacture systems on a distributed computer system, will be decigally. The decigal goals for these simulation methods include:

- 1.) Generality of Simulating System. The simulation should not require a highly specialised computer system on which to perform the elasticism. It should work on any system which supports communicating processes, such as the Factor Architecture Simulation Facility [14], a network of mispersonness [2,21], the Distributed Computing System [11,19], as even more traditional systems such as the Bussengian BCFOC [16].
- 2.) Contractly of Simulation. The purchase should enable the soccarete simulation of any pushed communication architecture system. A system designer should not be limited in the types of systems which he can simulate.
- 3). Simplicity of Software. The programs for each simulation programs district to remaining simple to write, and short enough to be enoughed by small photomore such as alleroprocessors.
- 4). Assessmele Efficiency: The simulation should make use of the potential purpletter in the standation spatem. Furthermore, the saturates of emparationists between presumers to keep their efforts operationed distall his community, shall.

One way to satisfy the first god stouis he for this appalation Stouis to have the proportion of a parist communication architecture quatum. First, the simulation

The second second

The second secon

The transfer of the transfer o

processors should act autonomously, with no central control. This will simplify the computer system required to perform the simulation by removing the need The state of the s for a highly specialized, high speed central controller. Of course, passive monitoring might be allowed to observe the simulation activities. Second, all communication between simulation processors should be in the form of packets. and the state of t As a result, the processors will have a uniform form of input-output. Perhaps most importantly, the simulation will be time-independent. That is, the accuracy and correctness of the simulation will not depend on the speed of the simulation processors or the communication network. This will eliminate any real time constraints on the simulation hardware and software, which will greatly simplify the design. This will also enable the simulation to be performed on any computer system which supports communicating processes. The simulation of each component of a system could be handled by a different process. Several of these processes could be assigned to sue precessor, which could execute them without any time constraints.

While the simulation might be faster on a highly specialized simulation facility equipped with a high speed controller or processors designed for reel time applications, the amount of time and money required to construct such a facility would be justified only if a very large number of simulations were to be performed.

The problem then becomes developing simulation methods based on packet communication architecture principles, which will satisfy the other three goals: generality, simplicity of software, and reasonable efficiency. One means of

simplifying the task of softween design is to take a modular approach to the on the second second second design of simulation programs. The simulation program for a module must not 187 only simulate the estivities of the module, it must also communicate with other module programs to keep the simulation activities coordinated. Thus, the specifications for each simulation program will include not only specifications of Burger San San Burger Street the module to be simulated, but also specifications of the coordination activities. The collection of the contract to the To keep the design modular, the coordination activities must be simple and The state of the second of the uniform enough to be easily and accurately specified. Moreover, these the second secon coordination activities must be both general and reasonably efficient. The major complete the company of the company task of this thesis is to develop coordination methods which fulfill the requirements of simplicity, generality, and efficiency for a simulation which is Company of the control of the contro itself a packet communication exchitecture system.

The same of the sa

Outline of Thomas

In Chapter 2 methods of simulating the components of a packet communication exchitecture system, i.e. the modules and communication channels, will be discussed. First, rules of operation for packet communication architecture modules will be presented. Then, methods of simulating both the functional and timing aspects of the module will be developed. The emphasis will be an specifying what a correct simulation of a module would do, rather than on the more difficult problem of translating these requirements into actual programs. The problem of producing programs which will esceptible simulate a module, beand on segme specification of the medule, is left as an area for further research.

In Chapter 3 the ideas developed in Chapter 2 will be extended to allow erritari izver e Ĉi de the simulation of entire systems. As will be seen, if the simulation processors are simply loaded with programs which simulate the activities of the system components, the simulation might not accurately model the system but instead reach a deadlocked state. Besides simulating the activities of the modules, the simulation processors must communicate with each other to keep their efforts The main purpose of this chapter is to develop methods of coordinated. incorporating the coordination activities into the simulation processor programs. In this chapter a proof will be described which shows that the simulation will accurately model the actual system. The full proof is contained in Appendix 1. This proof demonstrates the benefits of the modular approach to the design of the simulation. Pirst, the important requirements for the modules in the system and for the simulation programs of these modules will be specified. Second, it will be proved that the simulation and coordination methods of Chapters 8 and 3 setisfy these requirements. Pinally, it will be proved that any simulation which satisfies the regularments will accurately model the actual system.

In Chapter 4 methods of terminating the coordination activities, once the modules in the system have creased activity will presented. Without this termination, the simulation might run indefinitely, even though no module activities are being simulated. The last part of the chapter describes a proof of the correctness of the termination operations. The full proof is contained in Appendix 2. First, it is proved that these operations will not terminate the simulation too soon or in any other way interfere with the simulation

A THE COMMENT OF THE PARTY OF T

operations. Hence, the requirements for the correctness of simulation proof will still apply. Then, it will be proved that the simulation will eventually terminate, if the cotton system would terminate under the same discumstances.

In Chapter 6, the coordination methods of Chapter 8 will be further refined to improve the efficiency of the simulation. The constitution methods of Chapter & and distinguish in his ways, simple, and aniform over all modules. As a result, the assumption designation information processors is high, and the constitution of the processed outsides on he unseconstily restricted. In summ come, the governor program for a metale can be modified slightly to take allocation at qualific proportion of the anginie. Two examples of such modifications present for them town and fleetiess will not increase the complessity or modularity of the simulation programs significantly but can greatly increase the afficiency of the simulation. Manager, these modifications Same to the same will not come the simulation programs to violate any of the requirements for The same of the sa the espectaces great of Appendix 1 to apply a This farther demonstrates the . In the state of benefits of a modular approach to correctness proofs.

Pisally, Chapter & contains association, suggestime, for other applications, and suggestions for further suggestions for further suggestions for further suggestions for further suggestions and suggestions of the continue and analysis and torseless must be suggested to suggest the continue of the continue and torseless must be suggested to suggest the continue of t

Junger 1 2 2 1 The second of the second

By working within the concepts of pecket communication architecture, this thesis develops simulation techniques which fulfill the four design goals:

with the said the sai

simplicity of hardware, generality, simplicity of software, and reasonable efficiency. Moreover, these techniques are provably correct. This is particularly comforting considering the subtle nature of parallel, asynchronous computations, which can often have unexpected deadlocks, races, nontermination problems, or other malfunctions.

For any computation which is designed to be executed by a parallel, asynchronous system such as a packet communication architecture system, a proof of correctness is essential. The traditional approach of implementing an initial version of a system and then debugging it will not work for computations which must be time-independent. Even if the computation is tested on a large number of test cases, one cannot be certain that it will be correct for all cases. A slight change in the timing of one part of the computation might lead to a deadlock, critical race, or other malfunction. Even in trying to prove the correctness, one can easily overlook some of the subtleties of the computation. However, by carefully developing a formal mathematical description of the computation and then proving that a computation which fulfills this description will operate correctly, these subtleties can be unasysted.

Chapter S

Minulating the Congenents of a

Probat Communication Architecture System

Introduction

more of the modules or communication channels in the extual system. This includes simulating the timing details of the module as well as the module's data operations. If the simulation is to itself be a packet communication erchitecture system, there can be no timing constraints on the simulation processors or on the semanticular links between processes. Hence, a method of simulating the timing most be developed which is independent of the speed of simulation.

Module Cyampton

Soften mathetic of simulating modules can be developed, the behavior which will be enquestive made middle manuscriptive as possible. As a nematic some forms of behavior are discount which are not guitasin hasping with the philosophies of packet communication exchitecture design. However, as mentioned before, the designer of a system chemic not be restricted in the types of systems he can simulate. Furthermore, these allowences do not cause any added difficulties for the simulation.

At any time, a module is in one of two modes: the weit mode or the firing

mode. While in the wait mode, the module cannot produce any output packets. Once the necessary conditions for firing are met, the module fires, meaning that it absorbs some of the input packets from its input ports, performs computations, and some time later sends packets from its output ports. Then it changes its internal state and reenters the weit mode. In general, an input port can be a buffer which can held a number of packets simultaneously. A packet remains at an input port until it is absorbed by the medule. An output port, on the other hand, is more like a door through which setting packets pass.

The module must make the following decisions: when to fire, which input packets to absorb, what computations to perform, the values of the output packets and the times at which they are sent, and the new state of the module. These decisions can depend on the following factors:

And the letter to the second

- 1.) The values of all peckets at the input ports.
- 2.) The time of which each of the input pacints errived.
- 3.) The current time.
- 4.) The current state of the module.
- 5.) Stochastic processes within the moltile.

However, while a module is in the firing mode, it cannot be affected by input packets which have arrived since the module entered the firing mode.

- Right your first the state of the state of the state of the

These rules of operation allow for modules whose behavior depends heavily on time: the current time of the module, and the time at which each input packet arrives. While this does not fit in well with the philosophy of

time-independent design, it will not come my posticular difficulties for the party of party and along section of the party of the party

The setting of the se

A greatest congression to a second control of the conference of th

1.) The initial state S, of the maining

Land the second of the second of the

- 2.) The subject of the grabits southern at such ingest part.
 - 2.) The time of which only book policy and and a

Similarly, it produces only these types of output informations

- to the first and the first of the second particles and the second of the
 - 2.) The values of the output peckets sent from each output port.
 - S.) The time of which each output pulled is sent.

The output information produced by a medicia can dispend only on the input information and the standardis property, there dispends all the module contains are standardis property, there dispends the input information. If the module produce the contests output information bendage the input information. If the module contains standardis processes dies the standardism should produce the correct output information length on the disput; information and one set of choices from the sandard residence fluctuation, their standards are there would be in the actual to simulated in stall-serving fluctuation of they would be in the actual with the same publishing in the simulation as they would be in the actual

The state of the s

The same of the s

Module History

The input and output information received and sent by a module while it is operating can be formally described in terms of histories. The history of a single port is a sequence of ordered pairs:

$$h = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), \dots,$$

where x_j is the data value contained in the jth data packet arriving at or being sent from the port, and t_j is the time at which it is received or sent. Since packets are sent or received one at a time, we have $t_j > t_{j-1}$, for all $j \ge 1$. We also require $t_1 > 0$. This implies that no output port can produce a packet at time 8. This restriction is part of the finite delay restriction which will be discussed in Chapter 3. Furthermore, no input port can receive a packet-at time 6. Any packets present at an input port initially are considered part of the module's initial state, and not part of the input port's history.

While similar in idea, this definition of history differs from the definitions used by Petil [16] and Kahn [12] in their work with determinate systems. Their histories are sequences of data values only and contain no time values. Histories without time values were useful for them, since determinate systems have time-independent behavior. For simulation purposes, however, the simulation of the timing is as important as the simulation of the data operations. Moreover, the time values are part of the input and output information of the module. Hence, the time values are an important part of the history.

Since an infinite number of data packets could eventually pass through a

port, a history can be an infinite sequence. However, for any physical system, there must be some minimum separation time 8 between any two packets. Hence, no more than t/6 packets can pass through the part before time !. This implies that a history must be a countable sequence.

The history of an imput part is in-denoted by, and the history of an output part of in-denoted day. The imput history of a module II with imput parts in its analysis of the industrial of the industrial day.

M - day, by

Stantlanty the control literally who mission Bouch subject parts o_f, o_f, . . . , o_{ff} is an extugion of a second subject of the second subject of the

And the second state of the second se

Just as the histories of the input perio to a module can be combined together, then histories of the signific higher purio (these input purio which secretary purious description products the supplies and the supplies the suppl

Total Alexander

whose typigenessly are the equation imput ports. Climitally, the Minterior of the system output years some be southfully into a spitch output liketery.

On despitely http://www.

where egap, ..., is one the openin earper parts.

It will be useful to define the relation "is an initial segment of" between two distortion. Street, a liketory by to a proper defined segment of a liketory by.

denoted h, c ha if

$$\mathbf{h}_{1} = (\mathbf{x}_{1}, t_{1}), (\mathbf{x}_{2}, t_{2}), \dots, (\mathbf{x}_{f}, t_{f}),$$

and either

$$h_2 = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), (t_{j+1}, t_{j+1}), \dots, (x_m, t_m),$$

Of

$$h_2 = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), (t_{j+1}, t_{j+1}), \dots$$

Then hi is an initial segment of hi, denoted hi E hi, if hi E hi or hi - hi.

These relations can be extended to module input and module output histories as follows:

If

then HI E HI' if and only if:

The definitions for module output, system input, and system output histories are similar. Similarly, we can define the relation to over module and system histories.

A final notation is to define the history up to some time t. For a single port, h(t) is a history, h', where h' contains all elements in h with time values $\leq t$. Hence $h(t) \subseteq h$. This idea can be extended to module histories, as well:

$$HI(t) = \langle hi_1(t), hi_2(t), ..., hi_n(t) \rangle$$
.

Thus HI(t) E HI = HI(o).

Using the metion of histories, the operation of a packet communication architecture module can be stated precisely. If the module contains no stochastic processes, then the output history 10 and the final state S_g are functions of the input history 11 and the initial state S_g . For modules containing stochastic processes, 10 and S_g are functions of HI, S_g , and the values of the remiem variables.

Note that a module which computes a function over histories as they are defined here may not compute a function over the histories defined by Petil [18] and Eahn [18]. Since our histories include time values, modules such as arbiters and time clocks compute functions over these histories, whereas they are not functional over histories without time values.

Same of the second

Channel Operation

In a packet comminmental sensitivities appeared, a communication channel serves make to construct post of some modelle to an input spectation another modelle. Postituiname, the aliminate processes the ordering of packets. Packets will be received at the input port in the same order in which they sent from the output port. A channel's operations can be stated formally in terms of histories. If output port o, of module N_f is connected to input port for module N_f is connected to input port for module N_f and s, has entired history

$$lm_n = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), \dots,$$

then i, will have an input history


$$\mathbf{hi}_{p} = (x_{1}, t'_{1}), (x_{2}, t'_{2}), \dots, (x_{j}, t'_{j}), \dots$$

Due to the order preservation, $t'_j > t'_{j-1}$. Furthermore, since values cannot be

Frankrick

received "before" they are sent, $t'_1 \ge t_1$.

While a communication channel cannot change the values of data packets or their ordering, it can introduce a delay between the time at which they are sent and the time at which they are received. This delay must be simulated, since it will affect the input history of the module to which it is connected. The communication channel can be simulated by one of several means. First, we can simply ignore the delay and consider hi, - ho,. This would be appropriate in cases where the delay time of the channel is much smaller than the delay time of the modules. For example, if the modules are close together and directly wired to one another, the channel delay time will be very small. Second, we can simulate a module and the channels connected to its output Control of the Brights had a section ports as a single unit. Conceptually we can view this as extending the boundaries of a module N to include its output channels, as shown in Figure 2.1. The output ports of this extended module H' are wired directly to the input ports of other modules. This solution is appropriate if the channels connected to a module operate independently of other channels in the system, such as channels which are implemented as FIFO buffer units. Finally, the most general approach would be to simulate the channels as if they were packet communication architecture modules. This approach would be required if the channels do not operate independently of one another. For example, if packets are sent from one module to another over a network, such as the ARPA network [15], the delay time could depend on the total number of packets being sent over the network. In this case we would simulate the ARPA network as a



For the remaining of this thesis, it will be assumed that the system to be almost the formal to be almost the summer of the summ

Time Independent Simulation of a Medule

The idea of a history leads quite asturally to a means of representing time in the simulation. The time at which a pathot is sent from an output port can be considered part of its value, rather than an implicit property. Thus, the value of a packet is a pair (x,t), where x is its data value, and t is its time value. By explicitly providing this time information in each packet, a

simulation processor can simulate the operation of a module without any real-time constraints.

For example, suppose we wish to simulate a DIVIDE module as shown in Figure 2.2. If the simulation processor receives the packets, (x,18) and (9,28), on its input ports, then it will simulate the firing of the module at time 28, and, since the delay time of the module is 5, produce output packets $(x_{(mod\ y)},25)$ and (x/9,25). The simulation is not required to operate at a particular speed, since the ectual time at which the output packets are sent during the simulation is not important.




Figure 2.2 - Example of Simulation Module Operation.

With this means of simulating the timing, the output of the simulation of a module is the entire output history of the ectual module. This can be described formally by defining simulation histories. For any port in the simulation, the simulation history is the sequence of packets passing through the port:

$$hs = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), \dots,$$

where $\theta < t_1 < t_2 < \dots < t_j < \dots$. If the simulation correctly simulates a port, then he - h, where h is the history of the assumpteding part in the actual system.

Simulation histories can be defined for modules, ten. The input simulation history of a module is an n-topic

HEI - chai, hai, ..., hai, .

and the entrut elemination history is an m-tuple

160 - chao₁, hoo₂, ..., hoo₂.

The system input simulation history \$1 and the system output simulation history \$8 are defined in a similar further. Furthermore, the relations & and C are defined over simulation histories in the same measure as they are over actual histories.

The popularments for the correct elevation of a module can be precisely defined in terms of histories for modules with non-steplinatic behavior:

Suppose an actual module produces an output history HO and finishes in a final state S, when it is started in some initial state S, and menture as input history HI... Then the simulation of this module must produce a simulation history HSO, such that HSO = HO, and it must make it is S, which it is district in state S, presented with a characterism history HEE... He must then motion that no more input packate with he succived.

The requirement that the simulation be notified when the last pecket has been remived to needed to prevent the simulation from honging up, waiting for packets which will nover errive. This will be discussed later in this chapter.

Without any constraints on the times at which input packets arrive at the

input ports of the modules in the simulation, there is no guarantee that the relative orderings of peckets on different input ports will be preserved. This can lead to a problem of premature firing, in which the firing of a module at some time time is simulated before all input peckets with time \leq time have arrived. For example, if an arbiter in the simulation receives a packet (x, 18) on one input port, it might simulate the firing at time time time = 18, and (assuming it has a delay time of 2) send the packet = 18 from its output port. Suppose now, though, that a packet = 19, is received on its other input port. The arbiter has fired prematurely and the simulation cannot proceed properly.

To prevent this problem of premature fixing, the fixing of a module at time time that must not be simulated until the entire input simulation history HSI (t/tre) has been received. The only why the simulation can know it has received had, (t/tre) on input port to if it receives a pathet with time value > t/tre on that input part. Thus if the simulation stores the time value of the most recently received packet on each input port to, denoted tiests, then the firing of a module at time t/tre can be simulated if t/fre a sim (t/tests).

OF THE MEDICAL SECTION OF THE PROPERTY OF THE

The simulation of a module proceeds as follows:

- 1.) Determine whether the module can fire at some time time $time \le \frac{1}{150}$ (that) based on the data and time values of those packets at the imput ports with time values is the current state of the module $S_{\mu\nu}$ and the outcome of simulations of any stochastic processes.
- 2.) If the module can fire, then simulate the firing of the module as follows:
 - a). Remove the proper input peckets from each input port.

Only packets with time value & tfire can be removed.

- b). Calculate the output data values and the output times. These calculations can demand only distingut photosts with time values & oftre. Furthermore, all output times must be greater than offer.
- c). Sind-the wifest public from the gasper output sports.
- A Colombia State S
 - The washing the transfer of the property of the same o

where the same will be the same to the sam Assuming the simulation will produce the proper output packets each time the same the same that the same and the same that the same it simulates the firing of a module, the output of the simulation will always be an initial asymptet of the suspent history of the extent module, that is MSO E HO. However, due to the regularment that they a like the possible for the simulation of a mobile to head up by westing supported which will hever errive. Suppose, for exemple, that an arbitic in the simulation receives a purket (x, 10) on input port 1 but her montred up public with time greater than 5 on input port 2. Then design 5 to place 16, denot the ching of the module cannot be simulated. If no many quelon one out material and imput port E, the firing of the module at time 18 will never be simulated, even though the a state of the second second to the second second module is enabled. The simulation must be notified semelow, when the last packet has been sunt to each input party on that any reducting input packets A Section of Property Control can be precusual suggestion. With this notification the weight of the simulation THE THE WAST THE THE PARTY OF THE PARTY. will be the cutput history of the estual motule, in of

in the second property of the second control of the second control

Conclusion

By including the simulation time in each data packet, the operation of a module can be properly simulated without any real-time constraints. Although this requires each simulation processor to compute time values as well as data values, it enables us to simulate a wide variety of packet communication architecture systems with complete accuracy.

Chapter 8

Simulation of a System

out of the second

Introduction

communication analytestance quature waves distributed. It, he and alternate to simulate the entire quature, these module simulations were competed together, the simulation would must likely dealliest. This deallock results when the modules in the simulation are uniting for pechats from each other, but none can be fired until one of them produces more output pechats. Unlike deadlocks which might occur in the estual system, which should be simulated, this form of deadlock, called heaging up, prevents the simulation from fully simulating the activities of the estual system.

For example, the simulation program for the arbiter in Figure 3.1 has received a packet with time 3 on input part 2, but nothing on input part 1. Hence tlast₁ = 8 < give = 3, and the fixing of the arbiter cannot be simulated. However, no packet will over be received on the other input part until the adder module fixes, but this will not happen until the arbiter fixes. The simulation has hang up. The extual system would not have deadlocked under these circumstances, though. The arbiter would have fixed and sent the packet (y) at time 5 to the adder, which would have fixed at time 18, and so on. The simulation has according to an earlier time than the actual system would have. A pagest simulation would reach the same state that the actual system would have. A pagest simulation would reach the processors is needed to

prevent the simulation from hanging up.




Figure 3.1 - Simulation which has "Road Up."

In this chapter, a means of providing this coordination will be presented which preserves the principles of pecket communication architecture, including: autonomy of modules, communication by peckets, and time-independence. One further feature of this coordination method is that all coordination information is sent along the same paths as the data peckets are. There is no need for additional communication links between processes.

For each module to be simulated, a simulation processor must perform two types of operations module activity simulation, and coordination. These operations together comprise the activities of a process called the simulation module. If the simulation is itself to be a packet communication architecture system, each simulation module must be a packet communication architecture module. This means that the simulation modules can be viewed as autonomous processes, even if several of these processes are executed by one simulation

The second second second second

The second second

processor.

Coordination Algorithm

The simulation hongs up when the simulation modules fell to communicate their status to each other but instead wait peoplesty for other simulation modules to take action. Instead, the simulation modules could send status information to each either in the form of time packets of the form (t), where t is a time value. These packets are sent along the mermal communication links between simulation modules. When a simulation module sends a time packet (t) from an output port, this militative that he packets will these victions less than or equal to t will be sent from this output part in the future.

At any point in the similarity the factor of it the wait in the wait make, if there is no value of glob's him a few factor of it willies and indicate call fire, then the middle control years from button or it thin take. If the middle has a minimum delay time delay bureous first and possible in first output packets, then the minimum temper time to grow by the factor of the factor in

tout - thun + dolay

- win (stast) + delay.

0.00

The simulation module connect produce more output data packets with time values less than or equal to loss, house time packets (tent) can be sent from all output ports which have not abundy produced packets with time values greater than or equal to loss. Furthermore, if the fixing of a module at some time time is simulated, but no data packets are sent from an output port of them a time packet (girendelay) can be sent from of above any future data packets from this

output port will have time values greater than tire + delay.

The Mark the Company of the Company

As long as all time and date peckets are sent from each output port of a simulation module with strictly increasing time values, and the communication A DOME OF THE POST links between the simulation invinies preserve the eccletting of the packets, the · (1) value of tiest, for an imput port is still the last time value received on that input port, either as part of a detempolist of as a time facket. No new packets COMPANY OF THE PROPERTY OF THE PARTY OF THE can be received at an input port with time witnessities then or equal to tlast,. CHANCE HOW COMPANY VARIANT if the values of delay are greater than zero for all simulation modules, then as a CONTROL MARKET MARKET TRANSPORT result of these questination estivities, the atmulation modules will send man solve stange to make the increasingly larger time values to one another, until one of the simulation Marin and resident a them will a modules is able to simulate the firing of its module, thegely avoiding deedlocks.

THE WEST BOX STOR In the example shown in Figure 3.1. The simulation module for the arbiter THE PROPERTY AND ASSESSMENT has received a data market with time velue 3 on input port 8 and has received nothing on input port 1. The arbiter cannot gonfligs fire before time swin min(tlast, tlast,) - min(8,3) - 8. Honce it connet guellion any output packets with time value less than or equal to thin + delay = \$+2 - 2. Therefore it can send a time pecket (2) to input port 1 of the edder's simulation module which in turn would update tlast to 2. The adder cannot possibly fire before time twin - min(2,18) and therefore cannot produce any output data packets with a and the age of the control of the time values less than or equal to smin + deley = 2+2 - 4. Therefore a time The compact of the section of the best that the the section pecket (4) can be sent back to the arbiter's simulation module which would then set tlast, . A, and, since the . 3 & ninthest, tlast, - nin(A,3), the firing of the arbiter module would be simulated. The same the first the same

The operation of a simulation module can be stated as follows:

- 1.) Each time a time or data packet is received on input port l_R , update tlast_k.
- 2.) Determine whether the module can be safely fired. That is, whether the conditions are sufficient for the module to fire at some time time, where

tfire s win (that).

- a.) If the module can be safely fired, then simulate the operation of the module on those input packets with time values \(\leq \text{time} \) each produce the output data packets. For each output port o_j from which data packets are sent, update the value of tlast-out_j, which is the time value of the most recently sent output packet from o_j. For each output port o_j for which tlast-out_j < tftre + delay, send a time packet (tftre + delay) from o_j and update tlast-out_j.
- b.) If the module cannot be safely fired then compute tout, where

tout = tmin + delay,

and send a time packet (tout) from each output port of for which tout > tlast-out. Then update the value of tlast-out for each of these output ports. The value of delay must be greater than zero but cannot be greater than the minimum time required for the module to produce an output packet after firing.

3.) Return to step 1.

These coordination operations are quite simple, especially since time packets are produced primarily when the simulation module is otherwise inactive. The simulation module must store the value of tlast_k for each input port, and tlast-out_k for each output port. However, no storage for time packets is required, since they are not needed once the values of tlast_k have been updated.

Furthermore, the simulation requires some means of determining when the system input ports have received their final data packets. For instance, in the

example shown in Figure 3.1, the firing of the arbiter at time 3 would be simulated and the peaket (y,5) would be sent to the adder's simulation module, as shown in Figure 3.2.

(y, 5)

(x, 18)

delay=2

2

delay=2

Figure 3.8 - Mintelletion Requiring Pachate on Typical Ingel Ports.

The numbers alongside the input ports represent the values of tlast for the ports.

Suppose that no more packets are received at input port 2 of the arbiter (this is a system input port.) Then the elder module will be enabled to fire at time iftre – nex(5,18) = 18, but the simulation module connect simulate this fixing, since $ilest_f = 5 < iftre = 16$. Insteed, a time peoplet with value nin(5,18) + 2 will be sent to the arbiter's simulation module. This simulation module will compute tout = nin(7,3) + 2 = 5, hence no time peoplet will be sent. Once again, the simulation has hung up. The simulation module for the arbiter is still expecting data packets on input port 2, but none will ever arrive. In order for a simulation to complete all operations up to some time ifinel time packets with value 2 ifinel must be sent to all system input ports after the last data packets have been sent. If we want to simulate the entire operation of the system,

time packets with value so must be sent to all system input ports, where so is greater then easy other time value. This can lead to a nonterminating simulation in which the simulation modules here sending time packets to one easther indefinitely, even though no modules will over be easthed to fire again. A means of terminating the simulation will be granically in Chapter 4.

In our example, we went to complete all operations with time s 18. If a time pecket (18) is sent to the arbiter's simulation module, it would compute tout = min(7,18) + 2 = 3 and send this value to the arbiter. The adder still cannot be fired sately, but a time pecket with value min(9,18) + 2 = 11 would be sent back to the arbiter's simulation module which in turn would send back a time pecket with with value min(11,18) + 2 = 12. Finally, title = 16 < min(tlest₁, tlest₂) = min(12,18), and the firing of the adder at time 16 could be simulated.

With the solithin of this pudiets, the simulation histories contain more than just dell publishe. When comparing simulation histories to actual histories, however, only the diffe publish are of invector. The function deta to applied to simulation histories is give the segments of this pushed finding their time values) contained in a simulation history. For integer, if

les - to, 17, 198/19/307, (a. 35) / (1007,

then

dete(hs) = (x,1), (y,30), (z,35).

The function date can be applied to medials simulation histories and system atmulation histories at well.

Commence of the state of the st

Features of the Coordination Algorithm

This coordination algorithm preserves the philosophies of packet communication architecture design. All coordination information is passed between simulation modules in the form of time packets. There are no time constraints on the simulation modules, and the simulation modules can operate independently. Furthermore, the coordination operations for each module are very simple. Each simulation module performs identical coordination operations, which allows uniformity in the simulation programs.

One further feature is that a simulation should send time packets only to those simulation modules to which it also state dear parhets, and these time packets are sent over the inernal data paths. This not only bioge the number of input and output ports to a simulation medicale himbled; it aliminates the need to synchronize the coordination information with the data information. If, on the other hand, time packets were sent along some other simulation links, special measures would be required to prevent a time packet from arriving at an input port before a data packet having an earlier time value does. By sending time packets along the normal communication links, we use the first-in, first-out property of these links to ensure the proper sequencing of time and data packets.

Efficiency of Coordination

This coordination algorithm is rather inefficient in two respects. First, a large number of time packets must be sent to keep the simulation coordinated.

In the example of Figures 3.1 and 3.2, a total of assess time packets were

THE COUNTY WILLIAM TO THE WARRENCE WAS A SECOND THE

transmitted so that the artiter and the adder could each fire once. This causes SHOW I A LOOKED SHOW SHOW TO SEE A TRIBE both a delay in the simulation and a heavy look on the communication channels The state of the second second second between simulation modules. For larger simulations, the number of time THE PROPERTY OF THE PROPERTY O packets would be everwhelming. Second, this method does not allow all possible concurrency in the simulation. For example, the two modules shown ് ഒരു സാവുഹ്യ തുവരുള്ന് പ്രതിക്കുന്നു. വര്ട്ട് ക്രാത്ര ക്രിക്ക് വര്ട്ട് വര്ട്ട് വര്ട്ട് വര്ട്ട് വര്ട്ട് in Figure 3.3 could potentially be simulated at the same time. The adder will enter from the first term of the plant of the first terms of the not fire until time 10 and honce cannot produce a packet with time < 12. LECTURE OF CONTRACT FOR SET OF LITTLE PORTS OF THE PARTY OF THE Therefore, the firing of the arbiter at time 11 could be simulated at the same time as the fixing of the caller. With the constinction election described, however, the simulation makels for the arbiter result receive a time packet with value wintight at 2 - 7 and honge the arbiter small not be simulated until after the adder how from charleted. This leak of generationary compromises the efficiency of the simulation, since it comme the simulation reconneces to the state of the s




Figure 3.3 - Modulus which can be Simulated Concurrently.

This inefficiency shall be potential amore are guere made of the specific properties of the modules being simulated. With the coordination algorithm

The second secon

described only two properties are assumed about the modules to be simulated: they will not produce any output packets while in the wait mode, and for each module there is some minimum delay time delay between when it fires and when it produces the first output packets. This, of course, makes the coordination procedures very simple, but it creates the two inefficiencies mentioned above. If, on the other hand, we make use of the fact that an ADD module cannot fire without first receiving data packets on both input ports, then for the example in Figure 3.1, the earliest possible time for it to produce an output packet could be calculated as

tout - max (tlast , tlast) + 2

= max(8,18) + 2 = 12.

The time packet (12) could be sent to the arbitar's simulation module which would then fire the arbiter at time 3 and send the packet (9,5) to the adder's simulation module. Furthermore, an ADD module can only absorb one data packet at a time from each input port, hence the firing of the module at time 18 could be simulated even though tlast = 5 < tfire = 18. By making use of these two particular properties of ADD modules, only one time packet would be transmitted in the simulation, as opposed to the original seven.

Of course, there is a trade-off between the complexity of the coordination procedures within each simulation module, and the efficiency of the coordination. In the most extreme case, each simulation module could simulate the entire system internally to determine whether a particular module can be safely fired. This would certainly minimize the amount of coordination

information sent helesses simulation medules, but it would be overwhelmingly complex. In Chapter 5, several assistances to the proposed coordination method will be described. The assuments will be on refinements which do not increase the complexity much but do increase the afficiency significantly.

The second second

Correctness of the Ageston Simulation

The combination of the module activity simulation and the coordination operations for each module will guarantee that when the simulation modules are interconnected, they will accusately model the activities of the actual system.

A proof of this is guaranted in Appendix 1 and will be described briefly here.

The proof applies only to modules whose output history and final state are functions of the injust history and initial state. The module cannot contain any stochastic processes. However, for a particular set of choices of random variables, the output history and final state of a module will always be functions of its initial state and input history, in which case the proof will apply. If the stochastic processes are simulated in such a way that the random variables are chosen with the same protectibly so they would be in the actual system, the simulation will state and protectivity in all the actual system.

To formally describe the operations of the actual modules and the simulations of these modules, six regularisate are specified; three for the actual modules and three for the simulations of these modules.

For the ectual modules, the requirements are:

1.) Functionslity of Output: The output history and final state of a

MARKET STATE OF THE STATE OF TH

module depends only on the initial state of the module and the input history.

- 2.) Monotonicity of Output: The output of a module at time t cannot be affected by input received after time t.
- 3.) Finite Delay: The output of a module at time t cannot be affected by input received at time t. In other words, there must be a finite delay between the receipt of an input pecket and the production of an output pecket which depends on this input pecket.

If a module estimine all three of these requirements, then the output history of the module up to and including time f is a function of the initial state and the input history up to but not including time f.

These three requirements for the modules to be attended are not very restrictive. The succeedability of output requirements himply limities that a module oppost look into the future and pushed what input well-excise, nor can it retract or alter my susput packets ence they have been sent out. The finite delay requirement states that a module cannot react instantaneously to an input pecket. This is type for any physically-encionable andule. The functionality of output requirement implies that the module cannot reacted any input information other than the initial state and peckets arriving at the input ports. Furthermore, the module assumpt contains any appricular processes, unless we consider the operation of the module for a particular photon of renders processes.

For the simulation of each module the requirements are:

1. Correct Modele Simulation: The simulation of a module must produce the same data packets with the same time values as the actual module would for the same input conditions. That is, suppose the simulation of a module produces a significant history HSE value in initial state S_{θ} and receives an input simulation history HSE where all of the data and time gesture activing at each japant part here ministig increasing time

JAMES OF THE PROPERTY TO JOHN

values. Let

tfinal = uin (tlast)

of ter the imput simulation history Milistery into bound sensited. That is, final is the smallest of all the final stance values successful by the laight ports of the simulation module. Then

deteillebigheil) . Mighest.

I A I I I I I THERE A PROPERTY AS I SOMETHING TO A POSSESSION OF THE PARTY OF THE P

where H0 is the output library of the astest quotate when it starts in the same initial state S_g and receives the input history HI - deta(HSI). Furthermore, Mr. Special west full larger constitute the missister receive time packets with value w), thus the final state S_g of the simulation of the module with he the same in the final state of the same tracking.

- 2.) Correct Ordering of Output Parkities If the parkets approved at each input port of a module in the electron between their part of the module in the suspent packets agent from each output port of the module in the simulation will describe their factors and from each output port of the module
- S.) Corrupt Commination: More simulation annuals because in tayut simulation history HSI then if the state of the time or data spitched significant state within government history had been from each output port of the standardon module, unless filed w, in which case time specialization with the corresponding actual metals over terminates.

coordination operations which have been developed will refer the for any simulation in which the model of the state of the

Complete at the control of the contr

desire a series missing

THE PROPERTY OF THE PROPERTY O

dolay, and functionality of output requirements.

- 2.) The simulation of each module satisfies the correct module simulation, correct coordination acquirements.
- 3.) All communication links between similation modifies operate properly, so that if input port is connected to output port s, then hair hao.
- 4.) The simulation received a system thrut minufaction history SI, and the sequence of time values received at each system input port is strictly increasing.

Let

after the system input simulation history SI has been received, where l_q, l_b, \ldots, l_s are the system input ports. Then the simulation module for any module M_j in the system will produce a making output simulation history MSO_j such that

where HO, would be the output history of the corresponding module in the actual system under the fellowing conflittons.

1.) All insideles in the setual dyclon are started in the same initial state as the corresponding simulation modules.

or the first the second of the

2.) The actual system receives the system input history I where I - details in the system input history I where

Furthermore, if $tfinel = \infty$, the final state of each simulation module which terminates will equal the final state of the corresponding module in the actual system.

No. 25th Control of the Control

1-84

The theorem is proved by induction on the sequence of time values

where $t_{\theta} = 8$, and

and each time value t_l , l > 8, is contained in some actual or simulation history for the system. That is, t_l is contained in one of the following histories: I, the system input history to the actual system, $H0_l$, the output history of some

module M_f, SI, the system input simulation history, or HSO_f, the output simulation history of same module M_f.

The state of the s

The induction hypothesis is as follows: For any $t_1 \in t_0, t_2, \dots, t_\ell, \dots$ such that $t_1 \leq t_1^{m_0}$.

- a.) data(HSO_j(t_1)) = HO_j(t_1), for all modules H_j, and
- b.) Either t_i = ∞, or for any output port o_p:
 hao, it is to hao,

up to and including time t_1 , but in addition the coordination operations will cause each simulation module to said packets with time values greater than t_1 from all of its output ports. Thus the simulation counse hang up due to a simulation module waiting for an input people with time value s_1 , as long as $t_1 \leq t$ final. Therefore, by induction, the simulation will accurately model the actual system up through time (final,

By incorporating some relatively simple coordination operations in the simulation modulus, the simulation will accurately model the actual system, while preserving the projection of a packet communication exchitecture system. As a result, however, the simulation might fail to terminate even if the actual system terminates, and the simulation will be rether inefficient. These two difficulties will be dealt with in the next two chapters.

The state of the s

The state of the second of the state of the second of the

the of where I have been a second to the sec

The second se

Chapter 4

Termination of the Simulation

Introduction

Due to the decentralized and time-independent nature of the simulation and coordination operations, there are conditions for which the actual system will eventually cause all operation, but the simulation will continue indefinitely. The simulation modules can keep sending time with increasingly larger time values to each other long after all module activity simulations have been completed.

of the arbiter) has received a time pecket with value oo and the simulation module for the switch has produced a data pecket (x, 37). As can clearly be seen, all data operations by modules in the system have been completed. The simulation, however, will keep going. The arbiter will send a time pecket with value minifes, with value 181-2 - 183 to the switch, which will send a time pecket with value 183-1 - 184 to the next operator. This operator, in turn, will send a time pecket with value 183-1 - 184 to the next operator. This operator, in turn, will send a time pecket with value 183-1 - 184 to the next operator. This operator, in turn, will send a time pecket with value 183-1 - 184 to the next operator. Then the arbiter's simulation module will start this cycle, over estain, given though nothing is really being simulated.

In this chapter, termination operations which can be incorporated in the simulation modules will be developed. These terminations operations guarantee

表。 [1] 11 [1] 11 [1] 12 [1] 12 [1] 12 [1] 13 [1] 13 [1] 14 [1] 14 [1] 14 [1] 14 [1] 14 [1] 14 [1] 14 [1] 14 [1




Figure 4.1 - Montagnizating Simulation.

The circles represent this participates the data represent data packets; and the numbers alongs in input parts represent the values of that for the input ports.

that the simulation will eventually terminate if the artiful system does, while preserving both the correctness of the simulation and the principles of packet communication architecture. Furthermore, as with the complication, all control information is sent between simulation modules sleag the normal data paths. No special hardware is required for termination, only eldiplose to the simulation programs. The last part of this chapter describes a paper of correctness for the termination operations. The full proof is included in Appendix 2.

If there were some means of stardituneously observing all simulation modules and all Constitutions falls between them, then it could be determined when the stardston has completed all data operations. The simulation has completed all data operations and can be sifuly torsulated once it reaches a point where all system input parts have received these projects with value ∞ , no modules have sufficient data packets to fire, and there are no data packets in

transit between the simulation modules. This omniscient observer, however, would not be in keeping with the philosophies of pecket communication architecture design. For our simulation, the simulation modules must send control information to each other to determine whether the termination conditions are satisfied. Furthermore, these termination operations must be time-independent.

Most of the standard methods of determining whether a system is active, such as time-outs, or waiting for a maximum count on the number of time packets will not work for this simulation. There are, however, special features of pecket communication architecture modules which can be taken advantage of.

97 2 3 3 3 3 4 3

Connectivity Classes

A module M_2 can only receive input information in the form of packets arriving at its input ports. Hence if there is no path from module M_1 to M_2 , then the activities of M_1 cannot affect those of M_2 . To make use of this idea, the meaning of path must be defined more formally. First, a module M_1 "is connected to" a module M_2 denoted $M_1 \rightarrow M_2$, if an output port of module M_1 is connected to an input port of M_2 . There is a path from a module M_1 to a module M_2 , denoted $M_1 \rightarrow M_2$, if there exists a sequence

$$\mathbf{M}_1, \mathbf{M}_a, \mathbf{M}_b, \dots, \mathbf{M}_2, \mathbf{M}_2,$$

such that

$$\mathbf{H}_1 \rightarrow \mathbf{H}_q \rightarrow \mathbf{H}_b \rightarrow \ldots \rightarrow \mathbf{H}_z \rightarrow \mathbf{H}_2.$$

All communication with a module is in the form of data packets travelling along data channels. Hence if there is no geth from \$1 to \$2, then there is no

way for R, to send indomination to R, editor through or indicately.


The difficulties in description described and the second of all the second of the second of the second of the second of the terms particularly subtracted a quite from example the system of Figure 4.1 has a syste GI -> 31 -terG2 -terminate - they cannot send that posters outside in system will not normally terminate - they connect send that posters had until the probability of the terminate - they connect send that posters had until the probability of the terminate - they connect send that posters had until the probability of the terminate of the terminate - they connect send that posters had until the probability of the terminate of the termina

Classes formed by the solution to whose \$\ \text{A} \frac{1}{4} \f

制, 今 Ng and Ng 今 Ng.

An example of a system threshol into the community clames is shown in Figure 4.2.

This relation - on the operational to-continuously chines. C. - Ey'll and



Pigure 4.8 - System Bividel into Connectivity Classes,

easy if $H_i \to H_j$ for enemy $H_i \circ G_j$, $H_j \circ G_j$, in fact if $H_i \to H_j$ for any $H_i \circ G_i$, $H_j \circ G_j$, then $G_i \to G_j$, at an $G_j \to G_j$, or also they would not be expected equivalence elemen. Thus, if $G_i \to G_j$, then the modules in G_i are not effected in any every by the modules $H_i \circ G_j$. We spectrate the modules the modules in G_i emission any energy of the modules in G_i .

Using the proporties of generalizing planes, the conditions for terminating a connectivity class C_j can be sixted. When all of these conditions are satisfied, the simulation modules in the class can safely terminate.

- 1a.) All specient input ports which one input parts to modules in C, have received time posteric juick with in.
- 1h.) All elegant Co much that Co Co have been topostpated.
- 8.) No ministre M. e. C., has amblicated data pasticle in fibe.
- 3.) Mone of the channels connected to input popts of the simulation medicine in C, contain data position.

If there were seen seems of detecting when a generality show could be terminated, then all simulation modules in the class sould send out time positots (w) from all of their comput puris. In this case, termination modificant in.) and 19.) events be thereford, from a compositety class general point of view. That is, an imput part in to a contain if, a G, makes from one of three courses a source assessed to the species, a contain it, a G, where C, is C, or a module if, a G, to the flest case, in it is a quality topos part and honce would receive a time partest with value w. In the case of sensectivity class G, has been terminated. Camillians (a.) and (b.) can therefore be restored as

1.) Time packets with value ∞ have been received on all those input ports of modules in the class.

No special communication other than time packets is needed between connectivity classes or with the external world for termination. All that is needed to terminate the simulation of a system is some means of detecting when the modules in each class on by terminated.

If a class C, contains only a single module M, then this module either is not contained in any cycle in the system, i.e. M, \rightarrow M, or it is part of a self-loop, in which there is a channel connecting an output port of the module to an input port of the module, so that M, \rightarrow M. In the first case, the normal coordination operations of the simulation module are sufficient for termination. Since no input ports to the module are connected to output ports of modules in the class, time packets with value ω will eventually be received on all input ports of the module. The firing of the module at any time s ω will then be simulated. Then, since text = ω , time packets (ω) will be sent from all output ports, and the simulation processor can terminate the simulation of this module. Thus, no special termination procedures are required for modules which are not part of a cycle in the system.

For modules which are part of a self-loop and for connectivity classes with more than one motule, however, the normal coordination operations are not sufficient for terminating the module matchings. For example, the modules in Figure 4.1 are all in the same connectivity class and therefore would not terminate. These input parts which are unjusted to output parts of

modules in the class with paper modus line peckets with value o without special termination pressures.

\$1) _ ` _ .

Termination Algorithm for Competivity Classes Containing Cycles

A moons of incorposating terminotics operations into the simulation module for each medule in a commutativity class C_1 will now be given. This the desired to the charges in the topology of the system. There is no need to edd more medicles or communication links to the system. Unlike The second of the second secon me are not identical for each ions, the termination opera simulation module. First, one of the modules in the class is designated as the termination control medicin depoted I, for the class. Any of the modules in the class can be choose for this role. The simulation module for this module to and villate the tests for completion of all operations by the modules in the class. But, for each module in the class other than T, one of the output parts of the motale must be establish to the signal output part of the the the statement of the programme of the transfer of the tran ested in such a way that if we module. These signed output yests must be sel look only at the modulus in the class, these is a path from every module to T The March of the action of the company of the compa TANGE TO CHE WANT following only chancels connected to the sign of output ports of the modules. Rivelly, for each module in the class, up, must determine which input and output perts an assected to output and input seets of other modules in the class. The set of all leget goets of \$1, miles making periods from mobules in the class to desgree, from class, ... Municipalty, the out, of entrest parts of Ma minich mad peckets to other makeles in the clear is depoted to clear in

The termination operations for the simulation module of the termination control module T are as follows:

- 1.) Perform normal simulation and coordination activities until every input port which is not in from_class_T has received a time packet with value ∞ .
- 2.) When there is no way for the module to fire without receiving more data packets, send test packets (test.+) from all output ports in to_class_T.
- 3.) Wait until K test packets have been received on the input ports, where

$$K = 1 + \sum_{i \in C_j} (|to_class_i| - 1).$$

In this equation, $|\text{to_class}_{\ell}|$, is the number of output ports of module M_{ℓ} which are connected to input ports of other modules in the class.

- 4.) If any data or time packets are received while waiting for the test packets, continue with the simulation and coordination operations for the module.
- 5.) Determine the validity of the test as follows:
 - a.) If all K test packets have value test.+, and no data packets were received while waiting for the test packets, then send time packets (∞) from all output ports of the module.
 - b.) If at least one of the returning test packets has value test.— or a data packet was received while waiting for the test packets, then send packets (reset) from all output ports in to_class, wait for K (reset) packets to return, and go to step 1.
- 6.) Once time packets (∞) have been received on all input ports of the simulation module, terminate the simulation of the module.

For every other module M_j in the class, the termination operations for the simulation module are as follows:

1.) Perform normal simulation and coordination operations until a

test makes to resulted as some imput part.

2.) Where the first party is received, continue simulating the making model of transferred which appears in (from class, have received allow pulling received which religious, and the above present at the input party are not reflicient implifications in fire. Then, if the test pushed have been received above the value tout. —, and no date packets have been received above tout. — and no date packets have been received above tout. — and no date packets have been received above to the packets from the context packets from the context packets in toucher. — The context packets in toucher, — and a section of the context packets from the context packets in toucher.

long that the light of the state of the stat

Delegate the smallest and acceptant agentification before.

- 4.) Any their matter test patient entires, if the pathot has value test. , and me date pushes have been received almos the previous test region. The signal on the signal country test of the signal output.
 - S.) When the first (reset) party on an injut port, and injut port, when the section of the state of the section of the section
 - (c.) When a then pushed had be product on easy input port in the light of the pushes this has been also also the light of the light of
 - 7.) Once these pushets with value or limit been received on all tapet posts to the module, temperate flor planetation of the module.

Descript of the first test pushed, a standard of the pushed, a standard of the pushed of the first test pushed, a standard of the pushed of the first test pushed, a standard of the pushed of the first test pushed, a standard of the pushed of the first test pushed, a standard of the pushed of the first test pushed, a standard of the pushed of the first test pushed.

Therefore, if the first test pushed, a standard of the pushed of the pushed of the first test pushed.

and the state of the state of the state of

From There is a supplying the second

port. Hence, a total of K test packets will be created. The values of these test packets will be test.+ only if no form of data activity is found anywhere in the class. Because of the way in which the signal output ports are chosen, all K test packets will be funneled back to T which can then chack the test results.

Peatures of the Termination Operations

This termination algorithm preserves most of the distirable properties of the coordination algorithm. In particular, the minimistion modules still fulfill the requirements for a packet communication architecture system. Although one module in each class is denoted as a termination control module, its only function is to initiate and collect information about each test. This module has no ability to monitor other modules or exercise any active control. Hence, the simulation modules are still autonomous. Furthermore, all communication is by packets, and the operations do not depend on any timing restrictions.

As with the coordination algorithm, all termination control information is sent over the normal data channels. This avoids the problem of monitoring the communication links between simulation modules. Instead, the first-in, first-out property of these links ensures that no data packets will be overlooked while they are travelling between simulation modules. No special hardware is required for termination operations, only slightless to the simulation modules.

One undesirable feature of these termination operations is their dependence on the overall structure of the system to be simulated. Whereas the simulation

· "我们还是一个一个有关,我们就是一个人的,我们就是一个人的。"

これない アンドルン こうこうない 大変な あれる

termination against a market of a make a special order of the make its the system.

This office a second of the se

Billioney of the Tombulla Cyanilla

tere that appear there will include kaling has mainted of at the land religions to to be the stands and estatement. That is, they will not increase the complete equilar are will suronamons. Parther part of computations tr. nor will the speed of the simulation to describe greater. The efficiency is a possit of several important First, the dayletter and tone tone to the state of the land and the interrupted while the remindles execution and thing plane. Thus, if a last is inttinted arbite medicing in the clear are still entire, the clear can been duted although of a dightly decoupled anything female, the specificos, are designed to been the neighbor of tests initiated energyable laws. The first test can be initiated as over a fee fourtesting control, raciale has reprint, periods (as) on all input pasts which are not in from Janey. Morrower, all K returning Or a production of these foundations of these terralities, abstraction of the terralities of the second of or in the class have received and mostly all and particle too on all of that input parts which reader posters from outside hats from outside the

class, and all modules at some time have ceased data operations. Thus the second test cannot be initiated until the first termination requirement for the class is satisfied. Each successive test cannot be initiated until the previous one has completed. This not only simplifies the termination operations, it limits the frequency with which tests can be initiated.

Correctness of the Termination Operations

The addition of the termination operations to the simulation modules will not interfere with the simulation of the system, but they will cause the simulation to terminate if the actual system does. This is stated in the following theorem.

Theorem 2. Correctness of Termination

a.) Suppose a simulation is performed in which the modules to be simulated obey the three requirements: functionality of output, monotonicity of output, and finite delay, and the simulation and conditionally of with simulation module obey the three requirements: correct module simulation, correct ordering of output packets, and correct coordinated, and furthernions the coordination operations of a simulation module cannot cause time purkets (w) to be sent out by the simulation module unless.

Then the addition of termination operations to the simulation modules as described in Chapter 3 will not cause any of these requirements to be violated.

b.) If the actual system ever reaches a state in which no modules in the system will ever enter the firing mode unless more parkets are received on the system input ports, then every simulation module in the simulation of this system will eventually produce these parkets with value to on all output ports, if all system input ports in the simulation receive time packets with value ∞ .

The proof of this theorem is included in Appendix 2 and will be described here briefly. The termination operations for different connectivity classess are

THE STATE OF THE S

1 v

separate, hence we need only yeave that the epurations are correct for each The state of the s class. Moreover, since the termination operations are designed not to interfere The second of th with the normal simulation and coordination eperations, the only possible the state of the second of the adverse effect of the termination operations is to terminate the simulation too soon. Thus, proving the first part of the theorem involves proving that the simulation modules in a class will not tenning to the class succeds, and that a test will separal maint if the tentilection distillers for the class are actisfied. In other woods, if the terminetics outtrol module T sends out (toot.+) packets, than all k-setucides test pichets will have value toot.+ only if the termination conditions are satisfied. Proving that a test of a class will not everlesh some simulation module which is not yet ready to techninate water with the great within the constitutes the most difficult part of the eatile pool of occurrence. · "我们们,我们们是一个,我们就是我们的一个。"

To prove the second part of the theorem. M must first be shown that a The same of the sa test of the class and a subsequent sent will constudir be completed, timber the grand the state of the same and the state of the same than in a sa termination conditions for the class are never astisfield. In other words, any time the termination control module configuration and pechets, it will · 我们的意思,可以"神秘"。 · 我们,这一样的"神秘",你是不是一种好好的一点 eventually receive K test or reset packets, unless some simulation module Me There is no wife of water my was a property of the same never receives a time pechet (a) on agent input part which is not in THE THE STATE OF from class, or some actual module zane indefinitule. Them, once the and the same of the same of the same termination conditions for the class are satisfied, any previous test or reset yland was a was a operations will be completed, and a new test will be initiated. Parthermore, NAME OF THE PROPERTY OF STREET PARK AND THE PARK OF TH the result operations must come all medules in the class to receive at least one THE STREET STREET CONTROL OF STREET STREET (recet) puthat helpes the new test perhets are received. Sincily, it must be

Brown and the Internet Elman

1 --- --

shown that a test will succed, once the termination conditions are satisfied.

Conclusion

The relatively simple coordination operations of Chapter 3, which are designed to keep the simulation from deadlocking, created a much more difficult problem of terminating the simulation. The solution of this problem requires both compromising the modularity of design of the simulation modules to some degree and also adding termination operations which are more complex than the original coordination operations. This lack of modularity and greater complexity makes the correctness of the termination operations more difficult to prove than the correctness of the simulation and coordination operations.

However, the termination operations do satisfy the design goals for the simulation. The simulation remains a packet communication architecture system in which all communication is in the form of packets, the simulation modules are autonomous, and the design is time-independent. Furthermore, while the termination operations are more complex than the coordination operations, their implementation should not be particularly difficult, and they are efficient enough to have little effect on the speed of the simulation.

THE RESERVE THE PARTY OF THE PA

Improving the Milinians of the Simulation

Introduction

The question appointion of a description medicine make little use of the properties of the extent models, other than he make the field the little use of the properties atmulation which sequines a good had of accommodate information to be passed between description and accommodate the consciences; of the absolution

Any modification to the coordination methods must preserve their desirable properties. The construction of matters thought to be easily incorporated in the standard properties and the standard properties. The standard phones there should be no construction of the standard properties and the standard properties and the standard properties of the standard properties and the standard properties are standard properties.

In this chapter, two methods which can increase the efficiency under some conditions will be presented. These two particular medifications were chosen, because they are easy to implement and apply to many packet communication exchitecture systems. It will be shown that with either of these two modifications, the Correctness of Einstetion Theorem, described in Chapter 3,

will still apply.

Modules which Compute Monotone Functions

Many of the packet communication architecture modules which have been designed to date compute monotone functions over their histories. That is, if the module produces an output history HO_1 when given the input history HI_1 , and an output history HO_2 when started in the same initial state and presented with an input history HI_2 , where

HI, ⊑ HI2,

then

Modules which compute monotone functions over their histories are characterized by the property that the decision about which input packets are absorbed from each input port and used in a particular firing is independent of the arrival times of any input packets.

In particular, any determinate module computes a monotone function, where a determinate module [12,18] is a module for which the sequences of output packets sent from the output ports depend only on the sequences of input packets arriving at the input ports, and not on their arrival times. For example, the functional operator and switch modules of Chapter 1 are determinate modules.

One would expect many packet communication architecture modules to be determinate, since they embody the ultimate form of time-independent operation.

For example, all of the date their actions of Beauty [5] have determinate behavior, so by the Cleaner Bleeners of Interception April [14] any module which implements a date flow greatern must be determinate. One important making which date out communicate manages from the existing out of the parties and description and description of the solution agriculture of the parties and adjustments and any other and adjustments and description the solution agricult times of the parties on each input part.

Other modules are mondatisminsts, but do compute a monotone function over histories. For example, a spaten clark module which, when it receives a packet of the form frequent final, made out a packet containing the time of which the request packet excited, computes a monotone function over histories, but its emput values depend on the times at which the input values were received.

Simulation of Medules which Compute Menotone Functions

If a module computes a monotone function, then it can be safely fired in the simulation as soon as the monoconey date position have arrived at the input ports. There is no need to make some that the same that the

For example, if the simulation module for an ABD module has received a packet (x,18) on input port 1, and a packet (p,28) on input port 2, then there is no need to welt until a packet with time 2 28 has been received on input

port 1. Instead, the firing of the module at time 28 can be simulated right away, since any data packet received on input port 1 would not affect this firing.

As long as this revised firing this does not time any of the three regularisate for the simulation module to be vicinities correct module simulation. correct ordering of output packets, and correct coordination, the Correctness of Simulation Therein presented in Appendix 1 will still hold. To show that this modification will not violate the correct module simulation requirement, suppose at some time a simulation module for a module which computes a monotone function has received an input history HSI', where HSI' E HSI, the input simulation history which will ultimetely be received. Then if all possible ும் இது இது இது இது இருக்கு இருக்கு இருக்கு இது இருக்கு இருக்கு இருக்கு இருக்கு இருக்கு இருக்கு இருக்கு இருக்க firings of the module on the data packets are simulated, and an output CONTROL OF THE PROPERTY OF THE simulation history HSO' is produced, the effect of these activities will be to The state of the large court of the second o simulate the operation of the actual module as if it had received an input The state of the s history HI', where

ME' - deta(MSP').

We know that were a sign of the state of the second

HI'C'NE

where HI - dets(HSI). Hence, since the module computes a monotone function,

The first transfer of the second of the seco

where HO is the stitud module's output library in the police to HI', and HO is the actual module's response to HI, when thirtied in the time initial state. In simulating the actual module's operations of the history HI', a simulation

history 1850 has been produced where

gartina de la compació de los seguiros de la compansión d

The revised firthy rathe will not came the module to fire prematurely. Thus, the flight applications of present the prediction of experience and supplies applications of experience and supplies applications of experience and supplies applies applies applies.

This modification will improve the efficiency of the simulation by increasing the common of models should be a beviced and according for a module which companies a wisterstip like solder would for time or data packets when afficient the wall for time or data packets when afficient the solder packets when afficient the solder packets and a solder packets when afficient the solder packets are also and to solder the solder packets.

When afficient the solder packets are also and the solder packets when a solder packets are also as a solder packets.

Whether a module on the state of packets are also no notations and a solder packets.

Strongthoning the Calculation of the Minimum Output Time

In the courdination algorithm of Chapter 5, but, the emiliant pointble/time at which the simulation could appropriate a data parket, is described as

The state of the s

where that is the time value of the high point sended on input part is. In other wealth, it appears the property of the first sended and input part is a some an and such a parties are because the sended and the first sended to fire, over if such a partie were received. For example, if the simulation

module for an ADD module has not received any data packets, and tlast₁ = 100, and tlast₂ = 10, then the firing of the module for any time less than or equal to 100 will never be simulated, even if a packet with time value 11 is received on input port 2. The coordination operations are overly cautious. They assume only something which is true for any module - if there are not sufficient packets for the module to fire, then the module cannot fire before the arrival of the next packet. If the coordination operations could take advantage of the firing requirements for a module, then it could often calculate values of tout which are higher than those obtained by the method of Chapter 3.

Any change in the method of calculating tout, will inevitably be more complex than the calculation

Hence, the strength of the calculation, that is the closeness to the maximum possible value, must be balanced with the simplicity of the calculation. The following method of calculating tout represents a particular compromise between strength and simplicity. It is very simple yet seems to be reasonably strong for many modules.

Expressing the Firing Requirements

First, a method of specifying under what conditions a module might fire is required. For any module, a boolean-valued function F can be given which takes as arguments the values of p_j , $1 \le j \le n$, where p_j is the number of packets present at input port i_j . If

$$F(p_1,p_2,\ldots,p_n) = \underline{\text{true}},$$

then the models their the which he was a period of each input port ...

If the water of the minute it is then it is a manufacture is the internal state of the internal state of the module, if it is the module, if many produce is it is in its later and the module is in the internal state. It is in its later is in its later is in its later is in its later is in its later. It is in its later is in its later is in its later is in its later. It is in its later is in its later is in its later is in its later is in its later. It is in its later is in its later is in its later is in its later is in its later. It is in its later is in its later is in its later. It is in its later is in its later is in its later is in its later. It is later in its later is in its later is in its later. It is later in its later is in its later is in its later. It is later in its later is in its later is in its later is in its later. It is later in its later is in its later is in its later. It is later in its later is in its later is in its later is in its later. It is later in its later is in its later is in its later is in its later. It is later in its later is in its later. It is later in its later is in

For example, an AID models has a Breeding

Franklinky - (public of special of

and the same and the same of t

It changet this tention dust cars of the layer plant contains at least one packet.

The arbitrar has a function

Factoring - State v (part).

It can the it the partie or other liquid part. As a final enemate, if the

and the control of th

the without marking our polish, since there are no conditions for which the

As equation for the to be described to a single to the following equation for F of the content of the following

form:

in which each c_{kj} is some constant greater than or equal to zero. This form of the equation is called the sum of products form. Note that if $c_{kj} = \emptyset$, then the predicate $(p_k \ge c_{kj})$ must have value <u>true</u>, thus these factors can be omitted from the equation. Equations with all factors of the form $(p_k \ge 0)$ removed are in reduced sum of products form. In the preceding examples, the functions F_{800} , F_{8nb} , and F_{true} are expressed in reduced sum of products form.

Many functions cannot be expressed in this sum of products form. In fact, only those functions for which

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}}$$

implies that for any values, $k_1, k_2, \dots, k_R \ge \theta$,

$$F(p_1+k_1, p_2+k_2, \dots, p_R+k_R) = \underline{true},$$

can be expressed in this form. However, for any function F we can always find a "weaker" function F', such that if

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}}$$

then

$$\mathsf{F'}\left(p_1,p_2,\ldots,p_n\right) = \underline{\mathsf{true}},$$

and an equation for F' can be expressed in sum of products form.

A sum of products equation for F can be translated into an equation for

tout as follows:

rest = 1986 (() + doloy : () () + doloy-c),

where

 t_{RI} - the earliest possible time value of the tth packet on input port t_{R}

- the this series of the Mi parties on to 12 th p. or

- tlest, 12 l > ph.

delay - the minimum delay time of the module, and

t - any number greater than sub.

The second turn of the equation

represents the calculation of the intrinsical cutty that hand, on the function F.

As will be proved shortly, for any value / seek that

ornal to f, this

Hence, the module council possibly the again to the file of, and no data packets with time values idle than the again to by the standard module. Since its packets in the standard for four to be strictly less than the time which is the since that a strictly less than the time which is the since that packet.

If the calculation of feet were being only in the function f, it might be overly cautious. It is possible for the function f to have value true even when the module cannot possibly fire. In this case, a calculation of the minimum output that being the first possibly fire. In this case, a calculation of the minimum output that the first special set f wildly like a like the law.

....

Even if the function F has value <u>true</u> at some point in the simulation, if the data packets with time values less than or equal to $\frac{\min}{\log k} (tlast_k)$ are not sufficient for the module to fire, then no data packets can be produced with time values less than or equal to $\frac{\min}{\log k} (tlast_k) + delay$. Thus, the calculation of tout must take the maximum of the two predictions of the minimum output time - that based on the function F, and that based on the values of $tlast_k$.

For example, for the ADD module the equation is

tout = MAX[min(tlast₁, tlast₂)+delay ; max(
$$t_{11}$$
, t_{21})+delay- ϵ].

For the arbiter, the equation is

tout = MAX[min(tlast₁, tlast₂)+delay; min(t₁₁, t₂₁)+delay-
$$\epsilon$$
],
= min(tlast₁, tlast₂) + delay.

This equation degenerates to the original equation for tout. Finally, for the function F_{true} the equation is

tout =
$$MAX[\frac{min}{15k5n}(tlast_k)+delay; 8+delay-\epsilon]$$

= $\frac{min}{15k5n}(tlast_k) + delay.$

This equation also degenerates to the original equation for tout.

Correctness of the Calculation

this modified method of calculating tout will not cause the simulation to violate any of the three requirements correct module simulation, correct ordering of output packets, or correct coordination. Hence, the Correctness of Simulation Theorem given in Appendix 2 will still apply. Clearly the correct module simulation requirement will still hold, since this modification will not affect the data packets produced by the module in the simulation.

As for the correct defining of colput packets requirement, a time packet will not be sent out from another packet to class out, the chief is chieffed for by the simulation module. The only danger is that a time packet with value four might be cant out, and later a data packet with time like them of equal to four is sent out. The original proof shows this cannot happen for four - the (flest,) + date, have the problem can only occur

The claim, however, is that for any value i' spoh that

if p_k^* is the number of peoplets on imputation, is with time values less than or equal to f_k then

Hence the module quantities again, in the exhalction of ear time, $l' < l_0$. To show this, look at any $l_{A(l_1)}$ for which

By our assumption about ℓ , and from the equation for t_{θ}

and $l_{AC_{ij}}$ by definition is the enthant possible time value of the $c_{k,j}$ th data packet on input part l_k . Thus, $\rho_k < c_{k,j}$, which implies that the predicate $(\rho_k^2 c_{k,j}) - 18192$, for any J, Isfeq.

This means that for any J, the product term

estimated and religious telegraphics terms must have value false.

No firing of the module before time

tem be simulated, hence no data packets can be produced with time values \(\extstyle \) + delay can be produced. If

the state of the s

and c > 6, with abrest modering information products abquirement will be not be

Finally, the correct coordination requirement will not be violated, since

The state of the s

tout 2 min (tlest_k) + delay > min (tlest_k),

or the allocate tradeuts and he species what he produce as an about the

unless $\lim_{l \to \infty} (tlast_k) = \infty$. Thus, the Correctness of Simulation Theorem of Appendix 1 will still hold for this revised calculation of test.

Compatibility with the Termination Operations

The state of the second of the

Calculation might cause a simulation motule to produce time packets with value to before time packets with value to have arrived on all input ports. This could interfere with the termination operations for the camactivity class. If some other simulation module receives one of these time packets, it will assume that the most recent test succeeded and will send out time packets (to) from all output ports, which might not be valid.

One way to prevent this problem would be to require that no simulation module send out (\omega) packets, until all input ports have received (\omega) packets.

Instead, when tout = \omega, it would send out time packets (!) where ! is some

the same case with sight like manufactures the Antitions while

"large" number. This seems rather suckword, but it will provent the loss calculations from interfering with the termination operations.

a form of the same

to the first of the second of

I was the second of the second of the second

And the second second

Features of the Calculation

This calculation of the minimum output time uses information which is already evallable to the minimum module, meshed the time trained of each data packet at the input parts and the values of tlast_k. No attempt in made to predict the time value of the tth packet if $p_k < l$, except that it is greater than tlast_k. This evalue passing more coordination information between simulation modules, or requiring knowledge of the timing details of the other simulation modules.

then the original calculation. One season for this simplicity is that it ignores much of the information which is available to the simulation module. For example, the data values of the input packets are not considered, nor is the state or time of the module. Under some obscurateness this will lead to a weaker calculation of test than might be possible. If the conditions under which a particular module can fire depend heavily on these factors, it would be worthwhile to take these factors into account when calculating test.

This method of calculating tout will increase the efficiency of the simulation in two ways. First, it will decrease the number of time peckets sent between simulation modules. Not only will the difference between successive time values tend to be greater, the need to send time values around

loops a number of times just to fire a module once can be reduced. For example, suppose the module M_I of Figure 5.1 obeys the function

$$F(p_1, p_2) = (p_1 \ge 1) \land (p_2 \ge 1).$$

Using the original method of calculating tout, tout = min(10,100) + 2 = 12. Thus a time packet (12) would be sent to M_2 , which would send back a time packet (13) and so on, until after M_2 has sent 30 time packets, it would finally receive the packet (100) and the firing at time 100 could be simulated. If instead we use the calculation

tout = MAX[min(18,188)+2; max(18,188)+2-8.881] = 181.999, the time packet (181.999) could be sent to M_2 , which would send back (182.999), and the firing of the module could be simulated. Thus, the reduction in the number of packets sent during the simulation can be very large.




Figure 5.1 - System which can be Simulated More Efficiently with Stronger tout Celculations.

The second improvement in the efficiency comes in the form of increased concurrency of the simulation. In the previous example, H_1 would not need to wait for time pushes to epsile through the loop 30 times before firing. Furthermore, if these wase same module H_2 examples to output port σ_2 of H_1 which is waiting for a time packet with time greater than or equal to 50 from H_1 , it would receive this packet much secure. By reducing the time spent sending and waiting for time packets, the simulation modules can spend a proportionately larger amount of time simulating the data operations of the modules. This would increase the concurrency of the module simulations.

Conclusion

These two medifications were cheen, because they can be easily implemented and make use of properties which are expected to be common in packet communication architecture systems. Other modifications could improve the efficiency of the simulation in other cases without compromising the desirable properties of the exiginal method.

The state of the s

Chapter 6

Conclusion

Insights and Afterthoughts

As has been demonstrated here, it is indeed possible for the simulation of a packet communication architecture system to itself fulfill the design philosophies of packet communication architecture. The modularity and time-independence of the simulation allows it to be performed by virtually any computer system which supports intercommunicating processes. Furthermore, the operations which must be performed for each module in the system are reasonably simple and therefore can be executed by small processors such as microprocessors.

The methods which have been developed here are very general as well. Few restrictions are placed on either the characteristics of the modules in the system or on how these modules are interconnected. Moreover, the methods are provably correct, which is an important feature for any asynchronous, parallel computation, due to the numerous and often subtle difficulties which are encountered in the design of such systems.

The coordination and termination operations are simple enough to use only a small fraction of the simulation module's processing time. However, it is difficult to estimate what fraction of the processing time will be spent waiting for the necessary time or data packets. This will depend a great deal on the structure of the simulation facility and on the system to be simulated. Thus, it

The same of the sa

is difficult to estimate the efficiency of the simulation, that is what fraction of the processing time will be sent simulating the estimates of the modules. However, considering the law efficiency of a simulation on a suggestial computer system, the efficiency of the samplet simulation many guite reasonable by comparisons.

Perhaps the fundamental philosophy which is expressed in this work is that a certain allocated of overhead, that is computation whose only purpose is to maintain proper operation of the system, is assect for all but a limited class of computer systems. This fact was accepted long ago by designers of traditional computer systems. We assect for all but a limited class or computer systems. This fact was accepted long ago by designers of traditional computers against a section of traditional computers, and assect for all but a limited class or computers of traditional computers, and assect for all but a limited class of traditional computers as memory judging and resources scheduling, one incidental to the completion of the astimities of the soundation modules are incidental to the doubleton of the astimities of the soundation and distributed, computation, the soundation of the astimities of the soundation of the system, and as associal control information, and the system of the system.

These overhead operations are acceptable if they are kept to a minimum and are designed in grate a way that they had more the design again of the system and remain impossible in the way of the system. For example, the amount of quarkent in the design is manually made the principles of necket communication application are invisible to needle producing standardons.

The design of overhead computations for parallel systems is still in a rather primitive state. Other parallel computer systems, such as Illiac IV [3], are structured in such a way that the amount of overhead operations is minimized. These systems contain central controllers which tightly control the operations of the components, thereby avoiding the need for the processors to communicate their status with one another. Because of the rigid control structure, however, it is difficult for the user to program such a system to run efficiently. These systems are suitable only for applications in which the structure of the algorithm closely matches the structure of the system.

Packet communication architecture systems, with their decentralized control and time-independent operation are potentially much more flexible and general purpose than other parallel systems. However, along with this increased capability comes a need for the components of the system to keep their activities coordinated properly. The design of overhead operations for these systems requires an approach which is totally different from those used in designing traditional systems. The overhead computations incorporated in each component of the system can utilize only a limited amount of information about the rest of the system. For example, the only information about the status of the rest of the system available to the coordination and termination operations of each simulation module is in the form of time and test packets received at the input ports. Overhead operations which can be "modularized" in this fashion seem rather foreign, partly because they have no locus of control. Instead, the operations take place in many locations simultaneously.

The state of the s

Furthermore, while one companies of the system is performing operations, the state of the rest of the system was be changing. The cushed operations must be designed to operation of the system state.

As a result, one cannot fally understand how the specifies work by focusing on one component sheet time. The system must be after the system as a whole to see how the operations work by focusing by each simulation specific size completely between the system of the

To date, no general techniques for designing the overhead operations in packet communication architecture systems have been developed. Instead, they The transfer was the state of t have been designed on a case-by-case basis, taking advantages of special THE WAR OF THE WAR WAS THE PROPERTY OF THE PARTY OF THE P properties of the system. For example, the design here takes advantage of the fact that the sole purpose of a simulation is to model the behavior of some and the second of the second o other system. If the actual system contains deadlocks or other malfunctions, the - as the second of the second simulation should madel these deadlocks and malfanctions. The burden of to the providing the security a very a second or second man and the party of the property of designing a system free of errors is left up to the system designer. In the the syst of the system. For ecomple the water with the system of the course future, however, general techniques should evolve which make the overhead Comment of the state of the sta operations both easter to design and understand. who was no with the same of th

Suggestions for Bushes Reposed and Anguest Anguest

There, are the discontinue in which display measurely can beild mean the work which has been persented here. Fireto more systems can be simulated. In particular, a

means of programming the simulation modules is needed. Ideally, the user of a simulation facility should be able to specify the operations of the components of the actual system in a high-level language, such as the Architecture Description Language of Leung, et al [14]. These specifications would then be translated into programs for the simulation modules by an ADL compiler. The user should not be concerned with the coordination and termination operations, nor with the details of the module activity simulation. Fortunately, the coordination and termination operations are simple and uniform enough that they will not increase the complexity of this translation greatly. The major difficulty is the design of a language which allows the specification of a wide variety of systems in a concise and understandable form, but can be translated into programs for the simulation modules. With the increasing interest in parallel, asynchronous computing systems, a convenient and efficient means of simulating them will be required to determine the best designs.

The other potential direction for further research is to apply some of the techniques and insights which have been developed here to other areas. One direct application would be to the simulation of systems which are not strictly pecket communication architecture systems. Some systems which are commonly simulated, such as air traffic control models, have the essential properties of pecket communication architecture design. That is, the system can be subdivided into a number of components which operate independently and communicate with each other only in a limited and well-defined manner. For example, an air traffic control model can be subdivided into geographic regions.

211世代 1917年日後 1 1211年 村村村村

The extinction within each region come describences and indirectionally. color control of the color way they describing only - case manufaction in the contract training training techniques which have been developed here can be applied directly to such systems. This will had to a highly peculial simulation which can be executed by a relatively simple network of computers. For the six traffic control model, can envision a "grid" of processors, in which each processor simulates the activities within one groupole region. The describing of an air traffic control model on a network of proposed has been studied the sease detail by Thomas and Bonderson [42]. In that system, different geographical regions of 22.2 June 12.000 6. Japanet strangt here safering a L: amount of hypothetical dam stantileter for one region sends a manage to the district for an editional region e plene creases from the first region this the second. To meintein proper annel from all extension of beninger of the medbecodests the simulation time to the other simulating of mentals. their description of the system, the authors note that a distributed supposed to time gracksonization would be undeschip since this unitability supposition approach tightly binds the simulators to the global clock. It storms that constitution operations along the lines of those mounted in Chapter A sould movide the necessary synchronization, Englishment mould spring live sector to the simulator for each of leavest proton indicating the earliest people, character, time at which a plane could possibly cases from the first, regter jaig, the pert, in this way, the simulation can papered sufficient gav controllers, controllers, sentent or real-time constraints on the simulators.

Moving beyond the field of simulation, there are other areas to which these techniques and insights can be applied. The problems of deedlock and nontermination which were dealt with here occur frequently in parallel, asynchronous systems. The concept of adding overhead operations to a system to prevent these problems can be applied to other systems. For example, the author [4] has identified a deedlock which can occur when the data flow language of Weng [23] is extended to include both cycles and nondeterminacy. This deedlock occurs after all computation by the program is completed, but the program fails to recognise that it is able to terminate. This deedlock can be avoided by adding more data flow actors to the program to perform the necessary overhead operations and terminate the program. In fact, these overhead computations are very similar to the termination operations of the simulation modules.

To design the overhead operations for a wider class of parallel, asynchronous systems, however, more general techniques will be required. Ideally, a programmer should be able to specify a program in a high-level language which will then be compiled into a number of separate module programs which include all of the needed overhead operations. These programs could then be loaded into the modules of a packet communication architecture system, and the system would then execute the program in a highly parallel fashion. Translating high-level languages which include such features as data structures and recursive procedure calls into individual module programs will pose many difficulties.

Thus, while the focus of this work was on simulating a particular type of computer system in a particular manner, some of the techniques and concepts which were developed here have much broader areas of application.

Bibliography

[1] Aho, A. V., J. E. Hopcroft, and J. D. Ullman, The Design and Analysis of Computer Algorithms, Labrica Wester, Backing Mass. (1974),

- [2] Anderson, C. A., and E. D. Jenson, Competer Mantonmotton Structures: Taxonomy, Characteristics, and Examples", Computing Surveys, Volume 7, Number 4, (December 1975), pp. 197-212.
- Burnes, G. R., or al, "The filler IV Company," The Transmittens on Computers, C-17, Vol. 8, IEEE, New York (August 1966), pp. 746-757.
- [4] Bryant, R. E., "Nondeterminate Streem-Original Compatibility by Cyclic Data Flow Systems," Unpublished paper, Leboratory for Computer Science, MIT,
- [5] Dennis, J. B., First Version of a Data Flow Property Language, Technical Minoraritism The of Constant for Constant states up Constant Mass. 120 1 10 10 10 10 10 100
- [6] Dennis, J. B., "Pecket Communication Architecture," Proceedings of the 1975 The York (Adjust COLUMN TO THE PROPERTY OF THE CONTROL OF THE CONTRO
- Dennis, J. B., and D. P. Misunas, "A Computer Architecture for Highly Percha Street Francisco Property of the State of State Conference. Trouble of State Marie 1976
- [8] Dennis, J. B., and D. P. Misuses, "A Proliminary Architecture for a Basic Data-Flow Processes, Philosophys of the Second Second Computer Architecture, Mist, 160: New Computer Second Secon
- [9] Dennis, J. B., D. P. Misunes, and C. E. Leens, A Missiy Parallel Processor Using a Data Floor Machine Language Computation Streetscore Group Mon - Costs Repaired total Being Fiel Being
- [10] Ellis, D., private communication.
- [11] Farber, D. J., of al, "the Disattleine Companies System, Proceed Seventh Annual Mile Companies States Universities Seventh Annual Mile Companies States Universities Seventh Security States Seventh Seve (February 1973), pp. 31-34.
- [12] Kahn, G., "A Preliminary Theory for Parallel Programs," Internal Memo. Institut de Rech. d'informatique et d'Automatique. Rocquencourt, France (1973).
- [13] Kay, I. M., T. M. Kisko, and D. E. Van Houwelens, "GPSS/Simscript The

- Dominant Simulation Languages," <u>Proceedings of the Eighth Annual Simulation Symposium</u>, IEEE, New York (1975) pp. 141-154.
- [14] Leung, C. K., D. P. Misunas, A. Neczwid, and J. B. Dennis, "A Computer Simulation Facility for Packet Communication Architecture," <u>Proceedings of the Third Annual Symposium on Computer Architecture</u>, IEEE, New York (1975), pp. 58-63.
- [15] Metcalfe, R. M., <u>Packet Communication</u>, Technical Report TR-114, Laboratory for Computer Science, MIT, Cambridge, Mass. (December, 1973).
- [16] Organick, E. I., Computer System Organization: the B5700, B6700 Series, Academic Press, New York (1973).
- [17] Paley, H., and P. M. Weichsel, A First Course in Abstract Algebra, Holt, Rinehart, and Winston, Inc., New York (1966).
- [18] Patil, S. S., "Closure Property of Interconnected Systems," Record of the Project MAC Conference on Concurrent Systems and Parallel Computation, ACM, New York (1970), pp. 107-116.
- [19] Rowe, L. A., <u>The Distributed Computing Operating System</u>, Technical Report Number 66, Department of Information and Computer Science, University of California at Irvine, Irvine, Calif. (June, 1975).
- [20] Rumbaugh, J. E., <u>A Parallel, Asynchronous Computer Architecture for Data Flow Programs</u>, Technical Report TR-150, Laboratory for Computer Science, MIT, Cambridge, Mass. (May 1975).
- [21] Swan, R. J., S. H. Fuller, and D. P. Sieworek, "Cm²: A Modular, Multi-Microprocessor," <u>A Collection of Papers on Cm²: A Modular, Multi-Microprocessor</u>, Department of Computer Science, Carnegie-Mellon University, Pittsburgh, PA. (February 1977).
- [22] Thomas, R. H., and D. A. Henderson, "McRoss A Multi-Computer Programming System," 1972 Spring Joint Computer Conference, AFIPS, Montvale, N. J. (1972), pp. 282-293.
- [23] Weng, K. S., <u>Stream-Oriented Computations in Recursive Data Flow Schemas</u>, Technical Memo, TM-68, Laboratory for Computer Science, MIT, Cambridge, Mass. (October 1975).

Appendix 1

Correctness of the System Simulation

The following proof shows that the simulation operations of Chapter 2, combined with the coordination operations of Chapter 3 will give a simulation which accurately models the actual system.

Before proceeding with the proof, some additional notation is needed. For an input port i_R of a simulation module, the value of $llast_R$ is the last time value received on that input port. Thus, for an input port simulation history, we can define a function llast where $llast(hsi_R)$ equals the minimum value of t, $0 \le t \le \infty$, such that $hsi_R(t) = hsi_R$. Similarly, for an output port o_P of a module, $tlast-out_P$ equals the last time value sent from the port. Thus, a function llast-out can be defined for output port simulation histories, where $llast-out(hso_P)$ equals the minimum value of t, $0 \le t \le \infty$, such that $llaso_P(t) = hso_P$.

Finally, for a module input simulation history HSI the function Ifinal is defined as:

where

$$HSI = \langle hsi_1, hsi_2, \ldots, hsi_n \rangle$$
.

This function can be applied to system input simulation histories as well.

Requirements of the Simulation

The correctness proof will apply to simulations which fulfill the following six conditions. First, there are these conditions as the magnies to be simulated:

- module depend only on the initial state of the module and the input history.
- 2.) Monotonicity of Outputs The output of a module at time t cannot be applicated by layer marked after Mark-less all a module at time t
- 3.) Finite Dalog: The outget of a medicine time to correct be affected by input substreet at time t. In other words, there must be a finite delay between the popular of on imput porter, spirite, production of on output parter which depends on this input porter.

If a module esticiles all three of these requirements, then its output history up to and including time I must be a function of its initial state and its input history up to but not including time I. This can be specified more formally in terms of histories. Suppose for two operations of a module, the module produces an output history III when it states in initial state S_g and receives the input history III, and it produces an output history III when it states in initial state S_g and receives the same initial state S_g and glays the fagure history III when started in the same initial state S_g and glays the fagure history III. Then for any make of I such that

Material of Hall (cos), for out see,

the two output histories must be identical through time t, that is

nous ... no w.

The fullowing conditions will be required for each simulation module in the system:

1.) Correct Medde Simulation: The simulation of a module must produce the same values as the actual module would under the same

circumstances. That is, suppose the simulation of a module produces a simulation history HSO when it starts in fartial state S, and receives input simulation history HSL, subere all of the data and time packets arriving at each input part have strictly increasing time values. Let

That is, ifine is the smallest of all the final time values received by the input ports of the simulation module. Then

data (HSO(tfine)) - HO(tfine)

where H0 is the output history of the actual module when it starts in the same initial state S, and receives the input history HI - deta(HSI). Furthermore, if ifinal , a fall input institution and the packets with value w), then the final state of the simulation of the module S, will be she same as the final state of the simulation of the

- 2.) Correct Ordering of Output Parints: If the periods arriving at each input port of a module in the simulation have strictly increasing time values, then the output periods a part from each dutput port of the module in the simulation will have strictly increasing time values.
- 3.) Correct Coordination: Each output port of a module in the simulation will eveningly andress a time or data module in the simulation than the minimum time value of the final parties received at the input ports or day, the estimate part will module, a time graphet [e-]. In other words, suppose a metalle in the simulation manager as input simulation history HSI and madespe as organic description history HSI and module at appear of the module either

Jient-out (hea.), x Itiget (IIII),

Tiest-out(\mathbf{hso}_{p}) = ∞ ,

The simulation and coordination operations (without the termination operations) presented in Chapters 2 and 3, satisfy all six of these requirements, as long as the modules to be simulated actisfy the first three requirements. Pirst, the simulation operations developed in Chapter 2 will guarantee that the correct module simulation requirement is satisfied. To see this, suppose at some point in the simulation, a simulation making has reported a simulation history HSI' where HSI' 5 HSI (the ultimate simulation history which will be received by the simulation module.) Assuming particle derive at each input port

with strictly thereading time values, then if

inter Trinafilisi') - in theff.

no new packets with this just then or equal to such will be received on any input port. By the firing rules for the simulation, the firing of the module at time (fire cannot be simulated, unliked (fire a think of the module at time fire is attached the simulation billion; MSI (1787) has been received. Statistical the simulation parameter simulation the firing of the module, the proper output packets will be produced. Parthermore, once the simulation module has received the units their limits that distinct the first with

TRIME TO PROPERTY OF THE PROPE

the firing of the module for all values of the & thick will be simulated. Hence, all output riches with time values less their or aqual to thick will be profused in response to this input standards latesty, thereby guaranteeing that

deteritisticitus!)) - 100 (ghair).

Thus the simulation will setisfy the correct should simulation requirement.

The second requirement, correct ordering of output packets, is met as long as the input packets to the simulation module are correctly ordered. That is, if an output port o, of the simulation module first produces a packet p₁ and then a packet p₂ then t₁, the time value in p₄, must be less than t₂, the time value in p₂. To show this, four cases must be considered:

- p₁ and p₂ are both time peckets.
 Then p₂ would be mut out only if t₂ > little out ₁ = t₁.
- 2. p_f is a data partiet and p_f is a time partiet.

 As in case i, p_f would be sent only if (2 > tlest-out) = t_f.

不能到哪一時,所一年的人有事的一

- 3. p₁ and p₂ are both data packets.

 Assuming the simulation module satisfies the correct module simulation requirement, data packets will always be produced in the proper order.
- 4. p_1 is a time pecket and p_2 is a data pecket. p_1 was produced with a time value $r_1 = tmre + delay$ only if the module could not possibly fire before or at time rmre. The actual module always has a delay time greater than or equal to delay between firing and producing output peckets, hence the simulation module could not send out a data pecket p_2 with time $r_2 \le r_1$ from the output port after p_1 has been sent.

For each of these four cases, the simulation will satisfy the correct ordering of output packets requirements.

The coordination operations also satisfy the correct coordination requirement. If the simulation module receives an inject simulation history HSI with

tfinel - Trinel (161),

then after all output data peckets have been produced, it will send out time peckets with value

tout = tfteel + delay,

from all output ports for which tout > tlast-out j. Since delay is greater than zero, either tout > tfinal, or tout = tfinal = ∞ . Hence, after the last time and data packets have been sent from each output post α_j , either

tiest-out; 2 and skiftnel,

or

that-out $j = tout = tfinal = \infty$.

Thus, the correct coordination requirement will be satisfied.

A proof can now be given which shows that if the modules to be

simulated satisfy their three requirements, and the simulations of these modules satisfy their three requirements, then when these simulation modules are interconnected, the simulation will accurately model the entire system.

Theorem 1. Correctness of Signification.

Mark to the state of the

Suppose a simulation has the following properties:

1.) The moteties to be standard setting the manufactly of output, finite delay, and functionality of output regularements.

The second of th

and the second of

- 2.) The simulation of each module setisfies the correct module simulation, correct ordering of entent peckets, and correct economication requirements.
- 3.) All community their later department of the community port of their hair - hso,..
- 4.) The simulation revelues a groups, input simulation history SI and the sequence of time velius sectived at such system input port is strictly the state of the day of the second of the state to the second

Let tfind - Ifine (SI), that is tfind equals the smallest final time scalue received by any of the system input ports during the simulation. Then the simulation module for any multile dispublication a module output simulation history 150, such that were the state of the state of

data(1680 | (final)) = 110 | (final),

indicate the first of the section of where HO, would be the output history of the corresponding module in the actual system under following conditions: 1500 and 1600 a

- 1.) All modulus in the partner groups are started in the same initial state as the corresponding simulation anditios.
- 2.) The actual system reserves the system input history I, where I - serection.

Furthermore, if (fluid was, the fluid state of such simulation, module which terminates will again the final state of the corresponding module in the actual system.

the same of the sa

Before the major part of the theorem can be proved, two lemmas are needed.

Lemma 1.1. Correct Ordering of All Packets

If the simulation of each module satisfies the correct ordering of output packets requirement, the communication links between the simulation modules operate correctly, and the packets exrive at each system input port with strictly increasing time volume, their overy burnet join of every finitely increasing time volume.

mailing that the street of the street

Proof of Lemma 1:1

The proof will follow by induction on the sequence of packets which an observer would see if he were to simultaneously observe the output ports of every simulation module. This sequence would be of the form $p_1, p_2, \ldots, p_j, \ldots$ where p_j is the jth packet observed. In any physical system, no two packets could appear at the exact same time, so the packets will be totally drawed in time. The sequence of packets self from such dutput port is countable, and likes are a limit maintiff of output limits in the system, hence the sequence p_1, p_2, \ldots must be countable. This allows as to parform induction on the sequence.

Basis: Initially, no output ports have produced any juckets, thus no ordering constraints have been violated.

15. Ast All NOT

Induction: Assume the observer has seen the sequence p_1, p_2, \dots, p_l and up to this point, all output ports have produced packets with strictly increasing time values. Then, by the first-in, first-out property of the communication links, all

Fire the state of the state of

1950年,1960年,1960年,1960年

input ports comments to these endput posts have received increasing time values. Hence, whichever module produces peckets with strictly increasing time values. Hence, whichever module produces pecket p₁₊₁ must have received input peckets at each input port with strictly increasing time values at each input port with strictly increasing time values at each input port with strictly increasing time values at all the input port with strictly increasing time values up to got selfcities all hour flows in module, estimates the correct applicable of an analysis of an analysis of all parties which have been sent from this output port previously.

Thus, by industry, no peoplet in the engineers \$3.83.... can violete the containing regularization of it was not be contained to contain the containing regularization of the containing regularizatio

Company to the control of the contro

Longing La Managements of State Lotton Contract.

entry where the set adjuster companies that

If a modeld satisfies the manethilly of output, furth delay, and functionality of output, regularization of the delay of the serious produced by a model to be serious to

deta(HSI(1-8)) - NI(1-8), for all 8>8,

and

t & Tring! (MST).

Then, if the aring podule and the sympletics, podule both start in the same initial state S.

where HSO is the output simulation history of the simulation module after receiving HSI, and HS is the output simulation history of the actual module after receiving HSI, and HS is the output simulation history of the actual module after receiving MI.

The idea behind this lemme is that the simulation can and will produce the output simulation history HOU(s), once the input simulation history HOI(s-)

has been received. That it can produce the output simulation history up to time t is guaranteed by the three requirements on the module. That it will is guaranteed by the correct module simulation requirement. In order for the simulation module to realize it has received the entire input simulation history up to time t it may require packets with time values greater than or equal to t, as is stated in the condition $t \le T finel(HSI)$. The simulation, however, will only use the packets with time values less than t in calculating the output values with time values less than or equal to t.

Proof of Lemma 1.2:

Let HI' = dets(HSI), and let HO' equal the output history of the actual module when it starts in state S_{θ} and receives the input history HI'. Then by the statement of the lemma,

HI(r-8) = deta(HSI(r-8)) = HI'(r-8), for all 8>8.

Hence, by the three requirements for the actual module

HO'(1) - HO(1).

Furthermore, by the correct module simulation requirement, if tfinal Tfinal (HSO), then

data(HSO(tfinal)) - HO'(tfinal).

By the statement of the lemma, $t \le t final$, therefore

data(HSO(t)) = HO'(t).

Thus

dota (1150(t)) - HO' (a) - MO'(t)

This lemma will allow us to look only at the input data packets with

time values less then t, when trying to move the correctness of the simulation up to and including time t.

* 7. .

The state of the s

Proof of Theorem 1.

The main theorem will be proved by industice, on the sequence of time values

where $t_{\theta} = 0$, and

Induction Breathests

For any tie totion, time, such that ties think!

- a.) date (180 | (t1) | 10 | (t1) for allowednies H., and
- b.) Either I_l = w, or for any output port of handle to handle to

That is, the simulation will be correct through time t_l , and all output ports in the simulation will produce some packet with time value greater than t_l , unless $t_l = \infty$.

Basis: ! = 8.

- a.) laitially, HSO (8) HO (6) the empty history, for easy module My.
 - b.) Initially, HSI_j(0) = HI_j(0) = therempty history. House, Trinof(HSI_j(0)) = 0 for any module H_j. By the correct secondination requirement, for any output port o_p of module H_j.

tlast-out is Tringiant (8) = 8.

than the stage of the body of the company of the stage of

Thus, hso, (8) archse,, for any output port in the system.

Induction: Assume true for l, where t_i < tfinel, prove true for l+1.

a.) The Monoticity of Simulation Output Lemma which has just been proved will be applied to show that $\det(HSO_j(r_{l+1})) = HO_j(r_{l+1})$. By the induction assumption

 $deta(HSO_{j}(t_{i})) = HO_{j}(t_{i}).$

for all modules H, in the system. Furthermore, by the statement of the theorem.

data(SI) = I.

海域 粉色生物 禁止的

Therefore, since all communication themsels in the simulation operate properly.

antellist pupit - all'enteriore delle si

for all simulation modules H_j . Since no packets are produced with time t such that $t_l < t < t_{l+1}$,

 $data(HSI_{j}(t_{l+1}-8)) = HI_{j}(t_{l+1}-8), \text{ for all } 8>8.$

Heart, by part W. of the inflation enterprise theo, (r) a heo,, for any output part s, in the Manifellon. Then, if input part is connected to output port o,.

 $hsi_k(t_l) - hso_r(t_l) = hso_r - hsi_k$.

Partheenistic sings only quality to part the state of the

er and the control of the control of

for any system input port in. Combining these two facts, and the combining these two facts,

in the play of the best of the

for any input periods, in the symposymbolisms at the counciled to emother module, or it is a system input pert. He products are produced in the simulation with time t such that $t_i < t < t_{ij}$, hence

hsight (1+1) E hsig,

for any input port in in the system. Therefore

Trine (MSI) 2 12+2

A CAR

for any module H_j. Lamma 1.2 can therefore be applied to show that

deta(#50_j|t_{1+j}|) = #0_j|t_{1+j}|,

for any module H.

b) As her just have shown if the lithrold Hilly has the module by them?' the first way on the second parties any entre any entre port of module.

Her either way a second of the second parties are second of the second parties and the second parties are second on the second parties and the second parties are second on the second parties and the second parties are second on the second parties are second parties and the second parties are second parties are second parties and the second parties are second par

dest-out, > f 2 tiefs

The second secon

$$tlast-out_r = \infty \ge t' \ge t_{l+1}$$

That is, some packet with time value greater than t_{l+1} will be produced on each output port, unless $t_{l+1}=\infty$. Thus, for any output port o_r in the simulation, either

$$hso_r(t_{l+1}) \subset hso_r$$

OL

Therefore, by induction

for any module M, in the system.

Finally, to show that the module M_j would have the same final state S_f in both the simulation and the actual system, if $tfinal = \infty$, we have just shown that $data(HSO_k(tfinal)) = HO(tfinal)$, for any module M_k . Furthermore, for the system input ports, the statement of the theorem requires that data(SI) = I. Thus, if the communication links between simulation modules operate correctly, and $tfinal = \infty$

$$data(HSI_j) = HI_j,$$

for any module N_j . By the statement of the theorem, N_j is started in the same initial state S_0 in both the simulation and the actual system, therefore by the correct module simulation requirement, if $tfinal = \infty$ and the simulation module terminates, then both the simulation module and the actual module must have the same final state.

This completes the proof of the correctness of the simulation operations of Chapter 2 combined with the coordination operations of Chapter 3.

and the state of t

Appendix 2

Correctness of the Termination Operations

The following proof shows that the stiffied of the termination operations of Chapter 4 to the simulation module will maintain the correctness of the simulation, with the added feature that the simulation will terminate once the termination conditions are spinished.

Theorem 2. Corrections of Termination

a.) Suppose a simulation is performed in which the modules to be simulated obey the three requirements: functionality of output, monotonicity of output, and finite delay, and the simulation and conditionable operations of each simulation module obey the three requirements: correct module simulation, correct ordering of output pushes, and correct conditionally, will resthermore the coordination operations of a plantiation module united course that package (to) to be sent out by the simulation module unless

Then the addition of termination operations to the simulation modules as described in Chapter 3 will not cause any of these requirements to be violated.

b.) If the actual system ever reaches a state in which no modules in the system will ever enter the firing mode unless more packets are received on the system input ports, then every simulation module in the simulation of this system will eventually produce time packets with value ω on all output ports, if all system input ports in the simulation receive who pathous with value ω .

Proof of First Part

The termination operations will not affect the actual modules, hence the first three requirements for the Correctness of Simulation Theorem will hold. As for the correct module simulation requirement, the termination operations are designed not to interrupt the simulation of the modules. The only way they could potentially cause this requirement to be violated would be by terminating

The training the state of

the simulation before the termination conditions are satisfied. Furthermore, since test packets contain no time values, their presence will not affect the correct arising of autput packets, or the convert openingline ampairments. As long as the termination approximation to send out time packets (m) before the termination apprinting appreciation apprint of these last two requirements will be violated aither.

Since modules can communicate swith angle other only in the form of packats sent along the fate channels, they applitings for termination for the modules in a compatibility class C4 can be stripted:

- 1.) For each simulation, makele for Cy all topos ports to such that in a from slone have maked the gradient stop to the contract of the contra
- 2.) No simulation module light C, can simulate the firing of a module without resident sounding second detargement in visit in a 200 cm.
- 3.) No simulation module in C, will over receive further data

For a connectivity class which contains eally easy module and has no self-ipop, there are no termination operations for connectivity classes containing eyeles do not cause the simulation modules in the class to terminate too soon, the committee of the discretation will be majorated.

Termination operations might cause the simulation modules in a class to start and advantaged as a class to terminate prematurely in one of two ways. First, a test of the class might succeed, even though the termination conditions are not actisfied. Second, some simulation module fi, might receive a time packet (co) on an input port i, c

Mary of Farm 1950 to 1960 to 1

from_class, before any test has succeeded, and then proceed to send out time packets (w) from all output ports, even though the termination conditions for the class are not satisfied. This second case can be resed out rather easily. By and the first had been a second the account the further restriction which has been placed on the coordination operations in resignation and the contraction of the contraction the statement of the theorem, the overstantion operations cannot cause a simulation module Me C; to sent out time publish to) from its output ports, unless time packets (m) have been received on all input ports, including those in from class. However, no simulation module M, c C, will receive a time packet (w) on an input port in from_class, unless some simulation module We Committee a time probetified from an output part he toldies. Without any termination operations, this would happen only if By had already recoived a time pastist (a) on all imput ports including these the front class. Thus, no simulation module can be the first simulation module in the class to send time Therefore the coordination operations alone cannot cause any a.) First abstalation mediah " a il cost terapos et saad simulation modules in a class to terminate if the class contains cycles. Furthermore, the terminetical operations calmot church and considerion module in a class to send out time packets (m) untilgafter a test has succeeded.

Thus, the proof of the first part of the theorem raduces to:

Long 2.1. No Premerer Termination 1986 18 200 (6 66

Suppose the termination control module T for a connectivity class C, has received time packets (w) on all input ports it (frem_class, and no firing of the medule can be simulated unless many data machiners much with T conds out test packets (teef.+) from all output ports of c to_class, receives K packets with value test(4.4a return, where

 $K = 1 + \sum_{i \in C_j} (|to_{class_i}| - 1);$

and it receives no further data packets while waiting for the returning test packets, this means that

- 1.) All simulation modules $M_{\ell} \in C_{j}$ have received time packets (∞) on all input ports i_{k} ℓ from_class_{ℓ}.
- 2.) No simulation module $M_i \in C_j$ can simulate the firing of a module without receiving more data packets.
- 3.) No simulation module in C_j will ever receive further data packets.

The following sequence of assertions proves Lemma 2.1:

- 1.) If every simulation module $M_{\xi} \in C_{j}$ is terminateble, meaning that it receives a time packet (∞) on every input port which is not in from_class_{ξ}, and it eventually stops simulating the firing of the module, then during a test (or reset) of the class C_{j}
 - a.) Each simulation module M_i in C_j will receive at least one test (or reset) packet.
 - b.) Exactly K test (or reset) packets will be created, where $K = 1 + \sum_{i} (|to_class_i| 1).$ $M_i \in C_i$
 - c.) At least one test (or reset) packet will be received on each input port in from class, for every $M_i \in C_i$.

Assertion ia) can be shown by induction on the length of the shortest path from T to M_{ℓ} (there must be a path from T to any other module in a connectivity class.) As a basis, if $\ell=1$, then $T\to M_{\ell}$. M_{ℓ} will receive a test (or reset) packet shortly after T sends out test (or reset) packets from each output port $o_{\ell}\in \text{to_class}_{T}$. Now assume the assertion is true for all simulation

THE PARTY OF THE P

modules in the class with a path from T of length less than or equal to !.

Then if there is a path of length !-! from T to a simulation module M_i, there must be some module M_i e C_j, such that M_j = M_i, will there is a path of length ! from T to M_j. Hence the influence assumption applies to M_j, moduling that it will receive at least one test packet. As long as M_j is terminatable, it will send test (or reset) packets on every output port s_k c to class_j. Therefore, M_i will eventually receive a test (or reset) packet.

Assertion 1c) also follows from 1a). Every input port in in from class, of a simulation module H_i c C_j is connected to an output port o, of some module H_i c C_j, and o, is in to_class_i. By assertion 1a), H_i will receive at least one test (or reset) pecket. If H_i is terminatable, it will eventually send a test (or reset) pecket on every suspent part in the set from class_i. Therefore, M_i will eventually receive a test (or reset) pecket on every suspent part in the set from class_i. Therefore, M_i will eventually receive a test (or reset) pecket on (or reset) pecket or (or r

port in from class, of any simulation module Mi e Ci.

2.) If some simulation module M, is not terminatelles then less than K test packets will be created during a test, and therefore the test cannot succeed.

If M_j is not terminatelle, then it will not send out any test packets even if it receives any. Thus it will not create |te_class_i| - 1 test packets, which means that fewer than K test packets will be created during a test of the class. The test cannot succeed unless I receives K test packets, hence the test cannot succeed if some simulation module M_j does not most time packets (w) on all input ports which are not in from class_i, or it does not stop simulating the firing of the module.

3.) For a test to succeed, no simulation module can receive any data packets between the time it receives its first test packet and the time it sends its last test packet.

If a simulation module did receive a data pecket during this time, it would send out at least one pecket (test.-). Once a (test.-) pecket has been sent, the test must fall, because any terminatable simulation module which receives a (test.-) must send out a (test.-) pecket. If all modules are terminatable, T will receive at least one (test.-) pecket, and the test will fail. If some simulation module is not terminatable, the test will fail in any case,

4.) If a test succeeds, no simulation module $H_i \in C_j$ will receive any data packets after it has received its last test packet.

The second of th

a lange all all all and a land

This will be shown by contradiction. Suppose a test of a class succeeds, but one or more simulation modules receive data peckets after receiving their final test packets. Let M, be one of the first simulation modules for which this happens. That is, during the test, M₄ received all of its test packets and later receives a data packet p on some input port in but this had not happened to any simulation module in the class before this point. If i_k is not in from_class, then M, could not have sent any test peckets before receiving this data packet, because it cannot send any test packets before receiving a time packet (co) on ig. Thus if a data packet is received on an input port ig which is not in from class, after any test pecket has been received by M, either the simulation module would not be terminatable, or M, would send out a packet (test .-). In either case, the test would fail. Thus, in must be in from class ; which, by assertion ic), implies that a test packet was received on input port to before data packet p was received. By the first-in, first-out property of the communication links between simulation modules, some module M, must have sent data packet p to M, after it had sent a test pecket to M. This possibility can be eliminated by looking at two cases:

Case 1. N, - T

The termination control module T did not send out any test packets unless it could not simulate any more firings without receiving more data packets. Thus, in order for T to send data packet p after sending test packets, it must receive at least one data packet p' after the test has been initiated. Suppose data packet p' was received before the test has been initiated. Then the test must

The second of the second of the second of

after the test has been characterist. Then I must have received all of its test packets and later received data packet p', before it, received data packet p from I. This violates the assumption that the received of p by it, was the first case in which a simulation module in the characterist of p top it, was the first case all of its test packets.

in the second se

Case 2. M. A T

In order for H₂ to send a test pecket points by desk specket, p. to H₃, its must first receive a test pecket, west until me more firings can be simulated, and send the test pecket to H₄. Thus it must receive a rapy data pecket p', simulate the firing of the module, and send data pecket, p, to H₄. Thus, H₄ must have received data pecket p' after it produce had been received by H₄, or it was received after this time. In the first com, H₄ morely hear, received by H₄, or lit was received after this time. In the first com, H₄ morely hear, received a test would fail in this case. In the second com, H₄ morely have required p' on some input port after it had received all test peckets, and this must have happened before H₄ received data pecket p from H₅. This would whilste the assumption that the receipt of p by H₅ was the first case in which a simulation module in

Thus, during a successful test, these is no simpleston module. He which can be the first to receive a feta posted office it has more all test pochets.

the street of the second of th

5,) If a test succeeds, then no simulation module in the class can ever simulate a firing without receiving more data packets, nor will it ever receive more data packets.

packet, it could not simulate any more firings without receiving more data packets. By assertion 3), the simulation module did not receive any data packets between this time and the time at which it received its last test packet. By assertion 4), the simulation module did not, not will it receive any data packets after the last test packet. Therefore, the test will succeed only if all simulation modules in the class are received; Therefore, the test will succeed

This completes the proof that the addition of termination operations to the simulation modules cannot cause them to terminate too soon. Hence, none of the six requirements for the Correctness of Simulation Theorem of Appendix 1 can be violated. The correctness of the simulation will be maintained.

10mm - 煙() (20mm - 10mm - 10

Preof of the Second Part

Proving the second part of the theorem requires showing that the termination operations for each connectivity class will cause the simulation modules in the class to terminate, once the termination conditions for the class are satisfied. If a class C, consists of a single module M, which has no self-loop, then the correct coordination requirement will guarantee that time packets (∞) will be sent out once time packets with value ∞ have been received on all input ports, and no more firings of the majulation be simulated.

Thus, this class will terminate once the termination conditions are satisfied. For connectivity classes containing cycles, it must be shown that once the connectivity class reaches the conditions for termination, any previous test or reset will be completed, a new test of the class will be initiated, and this test will succeed. These requirements are stated in the following lemma:

Lemma 2.2. Eventual Termination

A.) Completion of a Test or Reset

Suppose the termination control module T for a class C_j sends a test (or reset) packet from each output port o_k in to_class. If every simulation module M_i in C_j is terminatable, meaning it eventually receives time packets (∞) on every input port i_k which is not in from_class, and it eventually stops simulating the firing of the module, then all simulation modules in the class will receive at least one test (or reset) packet, and T will eventually receive K test (or reset) packets, where

$$K = 1 + \sum_{i \in C_j} (|to_class_i| - 1).$$

B.) Eventual Success of Test

Suppose every simulation module M_i in C_j reaches a state in which time packets (∞) have been received on all input ports which are not in from_class_i, no firings can be simulated without receiving more data packets, and no more data packets will ever be received by M_i . Then T will send out test packets (test.+) from all output ports in to_class_T, and it will eventually receive K (test.+) packets in return without receiving any further data packets.

C.) Termination after Successful Test

If T sends out time packets (∞) on all of its output ports, then every simulation module M_i in the class will eventually receive time packets (∞) on all input ports and hence will terminate.

The following sequence of assertions proves each part of Lemma 2.2:

A.) Completion of a Test or Reset.

- 1.) If every simulation module in the class C, is terminateble, then
 - a.) Each simulation module H_i will receive at least one test (or reset) packet.
 - b.) Exactly K test (or reget) neckets will be greated.

These assertions are Menticel to assertions to and the in the proof of Lemma 2.1.

2.) If every simulation module in the class C, is terminatelie, T will receive K test (or reset) packets.

This follows from the way in which the signal output ports were chosen. Every simulation module except for I has a single signal output port. I has no signal output port. These ports are chosen in such a way that if we look only at the simulation modules in the class and the channels connected to their output ports, there is a path from every simulation module on I. Thus, the simulation modules and the channels connected to the signal output ports fulfill the mechanicy requirements for a directed tree [1], with each are pointing from a son to its father. That is

to the first the control of the cont

- 1. There is a unique root node (namely T) with no arcs leaving from it;
- 2. Every other node (M_i + T) has a single are leaving from it (namely the change) semested to the sized output gort), and

Switch to the state of

3. There is a path from every note to the root node.

 operations, K test (as must) packets will in chestel, and case all simulation modules have received at least one test (or reset) packets will sent only from signal output ports. These packets will not be destroyed, nor can any terminatible simulation module hold onto them indefinitely, hence the juckets can only be propagated toward the root node T. Therefore T will eventually receive all K test (or reset) packets, and the test (or reset) operations will be completed.

B.) Eventual Success of Test.

Suppose every simulation module H₁ in a class C₂ reaches a state in which time packets (∞) have been received on all input ports which are not in from class, no firings can be simulated without resolving more data packets, and no more data packets will ever be received by H₁.

133

1.) A new test of the class will be initiated.

If the simulation modules reach the above-mentioned state, they are all terminatable. Hence, by part A) of the lemma, any prayious test or reget operations will be completed. Furthermore, during the reset operations every simulation module will receive a reset pathst. House, any new test will take place as if no previous tests had occurred. Purthermore, once the reset operations are completel, a new test will be tablected.

The latter of the fact of the state of the s

2.) The test will succeed.

As long as no simulation module receives a data packet between the time it

THE REPORT OF THE PARTY OF THE

receives its first test packet and the time it receives its last test packet, it will send out (test.+) packets as long as it receives (test.+) packets. By our assumption, no simulation modules will receive data packets once the test has started. Therefore, since T starts the test by sending (test.+) packets, by part A) of the lemma, K (test.+) will be created, and T will eventually receive K (test.+) packets. Thus, the test will succeed once the termination conditions for the class are satisfied.

C.) <u>Termination after a Successful Test.</u>

Suppose the test of a class succeeds and T sends time packets (∞) from all output ports.

1.) Every simulation module M_i in C_j will receive at least one time packet (∞) on some input port l_k in from_class_i.

This can be shown by induction on the length of the shortest path from T to M_{ℓ} . In fact, the proof is virtually identical to the proof of assertion 1a) in the proof of Lemma 2.1.

2.) Every simulation module $M_i \in C_j$ will receive time packets (∞) on every input port.

In order for the test to succeed, N_{ℓ} must have received time packets (∞) on every input port which is not in from_class_{ℓ}. Furthermore, by assertion 1) any module $N_{\ell} \in C_{j}$ connected to N_{ℓ} must receive at least one time packet (∞) on some input port $i_{r} \in \text{from_class}_{\ell}$. Hence, it will send out time packets (∞)

on all output ports, including one to input port is of module is. Therefore, all simulation modules in C, will receive time packets (se) on all input ports once the test has suppossful.

Compared to the second second

and the second of the strength of

િ : **ેષ્ટ્ર**ે

This completes the panel that the edition of the termination generations to the cimulation modules will grown the editions to terminate conditions for the system are estimated.

e engage de la companya de la compa

the second of the second of

the state of the s

The state of the s

CS-TR Scanning Project Document Control Form

Date: 10/26/95

Report # LC5-TR-188
Each of the following should be identified by a checkmark: Originating Department: Artificial Intellegence Laboratory (AI) Laboratory for Computer Science (LCS)
Document Type:
Technical Report (TR)
Document Information Number of pages: 120(126-1700€ №5) Not to include DOD forms, printer intstructions, etc original pages only. Originals are: □ Single-sided or □ Single-sided or
Double-sided Double-sided
Print type: Typewriter Offset Press Laser Print InkJet Printer Unknown Other: Check each if included with document: DOD Form Funding Agent Form Cover Page Spine Printers Notes Photo negatives Other: Page Data:
Blank Pages(by page number):
Photographs/Tonal Material (by page number):
Other (note description/page number): Description: Page Number: IMAGE MAR! (1-120) UNHAD TITLE PAGE, 2-120 (121-126) SCANCENTROL, COVER SPINETROLS)
Scanning Agent Signoff: Date Received: 10136195 Date Scanned: 11117195 Date Returned: 111349
Scanning Agent Signature: Muchaul N. Gods. Rev 9/94 DS/LCS Document Control Form cataform.vad

Scanning Agent Identification Target

Scanning of this document was supported in part by the Corporation for National Research Initiatives, using funds from the Advanced Research Projects Agency of the United states Government under Grant: MDA972-92-J1029.

The scanning agent for this project was the **Document Services** department of the **M.I.T Libraries.** Technical support for this project was also provided by the **M.I.T. Laboratory for Computer Sciences.**

